blob: f9f4f99f57d50ed41daf215ae43e9abc9015f5b3 [file] [log] [blame]
Yidi Lin24ea3f32021-01-07 20:25:54 +08001/* SPDX-License-Identifier: GPL-2.0-only */
2
3#include <device/device.h>
4#include <soc/emi.h>
alex.miao4a2887f2021-05-17 21:58:55 +08005#include <soc/mcupm.h>
Yidi Lin27be9042021-03-25 17:50:14 +08006#include <soc/mmu_operations.h>
Rex-BC Chenab2cbf72021-05-03 20:44:09 +08007#include <soc/sspm.h>
Yidi Linbe8621d2021-04-19 16:06:55 +08008#include <soc/ufs.h>
Yidi Lin24ea3f32021-01-07 20:25:54 +08009#include <symbols.h>
10
11static void soc_read_resources(struct device *dev)
12{
13 ram_resource(dev, 0, (uintptr_t)_dram / KiB, sdram_size() / KiB);
14}
15
16static void soc_init(struct device *dev)
17{
Yidi Lin27be9042021-03-25 17:50:14 +080018 mtk_mmu_disable_l2c_sram();
alex.miao4a2887f2021-05-17 21:58:55 +080019 mcupm_init();
Rex-BC Chenab2cbf72021-05-03 20:44:09 +080020 sspm_init();
Yidi Linbe8621d2021-04-19 16:06:55 +080021 ufs_disable_refclk();
Yidi Lin24ea3f32021-01-07 20:25:54 +080022}
23
24static struct device_operations soc_ops = {
25 .read_resources = soc_read_resources,
26 .init = soc_init,
27};
28
29static void enable_soc_dev(struct device *dev)
30{
31 dev->ops = &soc_ops;
32}
33
34struct chip_operations soc_mediatek_mt8195_ops = {
35 CHIP_NAME("SOC Mediatek MT8195")
36 .enable_dev = enable_soc_dev,
37};