Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77c04e95bac0b56ced7deec1f41c0c5b6b9f8ee5
/
.
/
src
/
soc
/
ucb
/
riscv
/
Makefile.inc
blob: c25a2fccdb82438d4b2b8f867cc2567ade68d56b [
file
] [
log
] [
blame
]
Ronald G. Minnich
e0e784a
2014-11-26 19:25:47 +0000
[
diff
] [
blame
]
1
romstage
-
y
+=
cbmem
.
c
2
3
ramstage
-
y
+=
cbmem
.
c