Eric Biederman | a05b6dd | 2003-05-21 16:14:51 +0000 | [diff] [blame] | 1 | #ifndef PCI_DEF_H |
| 2 | #define PCI_DEF_H |
| 3 | |
| 4 | /* |
| 5 | * Under PCI, each device has 256 bytes of configuration address space, |
| 6 | * of which the first 64 bytes are standardized as follows: |
| 7 | */ |
| 8 | #define PCI_VENDOR_ID 0x00 /* 16 bits */ |
| 9 | #define PCI_DEVICE_ID 0x02 /* 16 bits */ |
| 10 | #define PCI_COMMAND 0x04 /* 16 bits */ |
| 11 | #define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ |
| 12 | #define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ |
| 13 | #define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ |
| 14 | #define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ |
| 15 | #define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ |
| 16 | #define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ |
| 17 | #define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ |
| 18 | #define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ |
| 19 | #define PCI_COMMAND_SERR 0x100 /* Enable SERR */ |
| 20 | #define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ |
| 21 | |
| 22 | #define PCI_STATUS 0x06 /* 16 bits */ |
| 23 | #define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ |
| 24 | #define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ |
| 25 | #define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ |
| 26 | #define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ |
| 27 | #define PCI_STATUS_PARITY 0x100 /* Detected parity error */ |
| 28 | #define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ |
| 29 | #define PCI_STATUS_DEVSEL_FAST 0x000 |
| 30 | #define PCI_STATUS_DEVSEL_MEDIUM 0x200 |
| 31 | #define PCI_STATUS_DEVSEL_SLOW 0x400 |
| 32 | #define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ |
| 33 | #define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ |
| 34 | #define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ |
| 35 | #define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ |
| 36 | #define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ |
| 37 | |
| 38 | #define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 |
| 39 | revision */ |
| 40 | #define PCI_REVISION_ID 0x08 /* Revision ID */ |
| 41 | #define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ |
| 42 | #define PCI_CLASS_DEVICE 0x0a /* Device class */ |
| 43 | |
| 44 | #define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ |
| 45 | #define PCI_LATENCY_TIMER 0x0d /* 8 bits */ |
| 46 | #define PCI_HEADER_TYPE 0x0e /* 8 bits */ |
| 47 | #define PCI_HEADER_TYPE_NORMAL 0 |
| 48 | #define PCI_HEADER_TYPE_BRIDGE 1 |
| 49 | #define PCI_HEADER_TYPE_CARDBUS 2 |
| 50 | |
| 51 | #define PCI_BIST 0x0f /* 8 bits */ |
| 52 | #define PCI_BIST_CODE_MASK 0x0f /* Return result */ |
| 53 | #define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ |
| 54 | #define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ |
| 55 | |
| 56 | /* |
| 57 | * Base addresses specify locations in memory or I/O space. |
| 58 | * Decoded size can be determined by writing a value of |
| 59 | * 0xffffffff to the register, and reading it back. Only |
| 60 | * 1 bits are decoded. |
| 61 | */ |
| 62 | #define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ |
| 63 | #define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ |
| 64 | #define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ |
| 65 | #define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ |
| 66 | #define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ |
| 67 | #define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ |
| 68 | #define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ |
| 69 | #define PCI_BASE_ADDRESS_SPACE_IO 0x01 |
| 70 | #define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 |
| 71 | #define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 |
| 72 | #define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ |
| 73 | #define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ |
| 74 | #define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ |
| 75 | #define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ |
| 76 | #define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) |
| 77 | #define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) |
| 78 | /* bit 1 is reserved if address_space = 1 */ |
| 79 | |
| 80 | /* Header type 0 (normal devices) */ |
| 81 | #define PCI_CARDBUS_CIS 0x28 |
| 82 | #define PCI_SUBSYSTEM_VENDOR_ID 0x2c |
| 83 | #define PCI_SUBSYSTEM_ID 0x2e |
| 84 | #define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ |
| 85 | #define PCI_ROM_ADDRESS_ENABLE 0x01 |
| 86 | #define PCI_ROM_ADDRESS_MASK (~0x7ffUL) |
| 87 | |
| 88 | #define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ |
| 89 | |
| 90 | /* 0x35-0x3b are reserved */ |
| 91 | #define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ |
| 92 | #define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ |
| 93 | #define PCI_MIN_GNT 0x3e /* 8 bits */ |
| 94 | #define PCI_MAX_LAT 0x3f /* 8 bits */ |
| 95 | |
| 96 | /* Header type 1 (PCI-to-PCI bridges) */ |
| 97 | #define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ |
| 98 | #define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ |
| 99 | #define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */ |
| 100 | #define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */ |
| 101 | #define PCI_IO_BASE 0x1c /* I/O range behind the bridge */ |
| 102 | #define PCI_IO_LIMIT 0x1d |
| 103 | #define PCI_IO_RANGE_TYPE_MASK 0x0f /* I/O bridging type */ |
| 104 | #define PCI_IO_RANGE_TYPE_16 0x00 |
| 105 | #define PCI_IO_RANGE_TYPE_32 0x01 |
| 106 | #define PCI_IO_RANGE_MASK ~0x0f |
| 107 | #define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ |
| 108 | #define PCI_MEMORY_BASE 0x20 /* Memory range behind */ |
| 109 | #define PCI_MEMORY_LIMIT 0x22 |
| 110 | #define PCI_MEMORY_RANGE_TYPE_MASK 0x0f |
| 111 | #define PCI_MEMORY_RANGE_MASK ~0x0f |
| 112 | #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ |
| 113 | #define PCI_PREF_MEMORY_LIMIT 0x26 |
| 114 | #define PCI_PREF_RANGE_TYPE_MASK 0x0f |
| 115 | #define PCI_PREF_RANGE_TYPE_32 0x00 |
| 116 | #define PCI_PREF_RANGE_TYPE_64 0x01 |
| 117 | #define PCI_PREF_RANGE_MASK ~0x0f |
| 118 | #define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ |
| 119 | #define PCI_PREF_LIMIT_UPPER32 0x2c |
| 120 | #define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */ |
| 121 | #define PCI_IO_LIMIT_UPPER16 0x32 |
| 122 | /* 0x34 same as for htype 0 */ |
| 123 | /* 0x35-0x3b is reserved */ |
| 124 | #define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ |
| 125 | /* 0x3c-0x3d are same as for htype 0 */ |
| 126 | #define PCI_BRIDGE_CONTROL 0x3e |
| 127 | #define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */ |
| 128 | #define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */ |
| 129 | #define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */ |
| 130 | #define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */ |
| 131 | #define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */ |
| 132 | #define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */ |
| 133 | #define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */ |
| 134 | |
| 135 | /* Header type 2 (CardBus bridges) */ |
| 136 | #define PCI_CB_CAPABILITY_LIST 0x14 |
| 137 | /* 0x15 reserved */ |
| 138 | #define PCI_CB_SEC_STATUS 0x16 /* Secondary status */ |
| 139 | #define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */ |
| 140 | #define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */ |
| 141 | #define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */ |
| 142 | #define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */ |
| 143 | #define PCI_CB_MEMORY_BASE_0 0x1c |
| 144 | #define PCI_CB_MEMORY_LIMIT_0 0x20 |
| 145 | #define PCI_CB_MEMORY_BASE_1 0x24 |
| 146 | #define PCI_CB_MEMORY_LIMIT_1 0x28 |
| 147 | #define PCI_CB_IO_BASE_0 0x2c |
| 148 | #define PCI_CB_IO_BASE_0_HI 0x2e |
| 149 | #define PCI_CB_IO_LIMIT_0 0x30 |
| 150 | #define PCI_CB_IO_LIMIT_0_HI 0x32 |
| 151 | #define PCI_CB_IO_BASE_1 0x34 |
| 152 | #define PCI_CB_IO_BASE_1_HI 0x36 |
| 153 | #define PCI_CB_IO_LIMIT_1 0x38 |
| 154 | #define PCI_CB_IO_LIMIT_1_HI 0x3a |
| 155 | #define PCI_CB_IO_RANGE_MASK ~0x03 |
| 156 | /* 0x3c-0x3d are same as for htype 0 */ |
| 157 | #define PCI_CB_BRIDGE_CONTROL 0x3e |
| 158 | #define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */ |
| 159 | #define PCI_CB_BRIDGE_CTL_SERR 0x02 |
| 160 | #define PCI_CB_BRIDGE_CTL_ISA 0x04 |
| 161 | #define PCI_CB_BRIDGE_CTL_VGA 0x08 |
| 162 | #define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20 |
| 163 | #define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */ |
| 164 | #define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */ |
| 165 | #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */ |
| 166 | #define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200 |
| 167 | #define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400 |
| 168 | #define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40 |
| 169 | #define PCI_CB_SUBSYSTEM_ID 0x42 |
| 170 | #define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */ |
| 171 | /* 0x48-0x7f reserved */ |
| 172 | |
| 173 | /* Capability lists */ |
| 174 | |
| 175 | #define PCI_CAP_LIST_ID 0 /* Capability ID */ |
| 176 | #define PCI_CAP_ID_PM 0x01 /* Power Management */ |
| 177 | #define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */ |
| 178 | #define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */ |
| 179 | #define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */ |
| 180 | #define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */ |
| 181 | #define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */ |
| 182 | #define PCI_CAP_ID_HT 0x08 |
| 183 | #define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ |
| 184 | #define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */ |
Eric Biederman | 860ad37 | 2003-07-21 23:30:29 +0000 | [diff] [blame] | 185 | |
| 186 | /* Hypertransport Registers */ |
| 187 | #define PCI_HT_CAP_SIZEOF 4 |
| 188 | #define PCI_HT_CAP_HOST_WIDTH 6 /* width value & capability */ |
| 189 | #define PCI_HT_CAP_HOST_FREQ 0x09 /* Host frequency */ |
| 190 | #define PCI_HT_CAP_HOST_FREQ_CAP 0x0a /* Host Frequency capability */ |
| 191 | #define PCI_HT_CAP_SLAVE_WIDTH0 6 /* width value & capability */ |
| 192 | #define PCI_HT_CAP_SLAVE_WIDTH1 0x0a /* width value & capability to */ |
| 193 | #define PCI_HT_CAP_SLAVE_FREQ0 0x0d /* Slave frequency from */ |
| 194 | #define PCI_HT_CAP_SLAVE_FREQ1 0x011 /* Slave frequency to */ |
| 195 | #define PCI_HT_CAP_SLAVE_FREQ_CAP0 0x0e /* Frequency capability from */ |
| 196 | #define PCI_HT_CAP_SLAVE_FREQ_CAP1 0x12 /* Frequency capability to */ |
Eric Biederman | a05b6dd | 2003-05-21 16:14:51 +0000 | [diff] [blame] | 197 | |
| 198 | /* Power Management Registers */ |
| 199 | |
| 200 | #define PCI_PM_CAP_VER_MASK 0x0007 /* Version */ |
| 201 | #define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */ |
| 202 | #define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */ |
| 203 | #define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */ |
| 204 | #define PCI_PM_CAP_D1 0x0200 /* D1 power state support */ |
| 205 | #define PCI_PM_CAP_D2 0x0400 /* D2 power state support */ |
| 206 | #define PCI_PM_CAP_PME 0x0800 /* PME pin supported */ |
| 207 | #define PCI_PM_CTRL 4 /* PM control and status register */ |
| 208 | #define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */ |
| 209 | #define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */ |
| 210 | #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */ |
| 211 | #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */ |
| 212 | #define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */ |
| 213 | #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */ |
| 214 | #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */ |
| 215 | #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */ |
| 216 | #define PCI_PM_DATA_REGISTER 7 /* (??) */ |
| 217 | #define PCI_PM_SIZEOF 8 |
| 218 | |
| 219 | /* AGP registers */ |
| 220 | |
| 221 | #define PCI_AGP_VERSION 2 /* BCD version number */ |
| 222 | #define PCI_AGP_RFU 3 /* Rest of capability flags */ |
| 223 | #define PCI_AGP_STATUS 4 /* Status register */ |
| 224 | #define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */ |
| 225 | #define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */ |
| 226 | #define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */ |
| 227 | #define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */ |
| 228 | #define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */ |
| 229 | #define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */ |
| 230 | #define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */ |
| 231 | #define PCI_AGP_COMMAND 8 /* Control register */ |
| 232 | #define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */ |
| 233 | #define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */ |
| 234 | #define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */ |
| 235 | #define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */ |
| 236 | #define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */ |
| 237 | #define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */ |
| 238 | #define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 4x rate */ |
| 239 | #define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 4x rate */ |
| 240 | #define PCI_AGP_SIZEOF 12 |
| 241 | |
| 242 | /* Slot Identification */ |
| 243 | |
| 244 | #define PCI_SID_ESR 2 /* Expansion Slot Register */ |
| 245 | #define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */ |
| 246 | #define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */ |
| 247 | #define PCI_SID_CHASSIS_NR 3 /* Chassis Number */ |
| 248 | |
| 249 | /* Message Signalled Interrupts registers */ |
| 250 | |
| 251 | #define PCI_MSI_FLAGS 2 /* Various flags */ |
| 252 | #define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */ |
| 253 | #define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */ |
| 254 | #define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */ |
| 255 | #define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */ |
| 256 | #define PCI_MSI_RFU 3 /* Rest of capability flags */ |
| 257 | #define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */ |
| 258 | #define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */ |
| 259 | #define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */ |
| 260 | #define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */ |
| 261 | |
| 262 | /* |
| 263 | * The PCI interface treats multi-function devices as independent |
| 264 | * devices. The slot/function address of each device is encoded |
| 265 | * in a single byte as follows: |
| 266 | * |
| 267 | * 7:3 = slot |
| 268 | * 2:0 = function |
| 269 | */ |
| 270 | #define PCI_DEVFN(slot,func) ((((slot) & 0x1f) << 3) | ((func) & 0x07)) |
| 271 | #define PCI_SLOT(devfn) (((devfn) >> 3) & 0x1f) |
| 272 | #define PCI_FUNC(devfn) ((devfn) & 0x07) |
| 273 | #define PCI_BDF(bus,dev,func) ((bus) << 16 | (dev) << 11 | (func) << 8) |
| 274 | |
| 275 | #endif /* PCI_DEF_H */ |