blob: 4e4323edd7a91cb4d8b506bfa187103e6601c4a6 [file] [log] [blame]
Edward O'Callaghan962b6c02014-01-23 22:12:25 +11001/*
2 * This file is part of the coreboot project.
3 *
4 * Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
Edward O'Callaghan962b6c02014-01-23 22:12:25 +110015 */
16
17#ifndef SUPERIO_FINTEK_F71869AD_CHIP_H
18#define SUPERIO_FINTEK_F71869AD_CHIP_H
19
Edward O'Callaghandd2e8c32014-04-24 02:58:11 +100020#include <stdint.h>
Edward O'Callaghan962b6c02014-01-23 22:12:25 +110021
22struct superio_fintek_f71869ad_config {
Edward O'Callaghandd2e8c32014-04-24 02:58:11 +100023 /* Member variables are defined in devicetree.cb. */
24 uint8_t multi_function_register_1;
25 uint8_t multi_function_register_2;
26 uint8_t multi_function_register_3;
27 uint8_t multi_function_register_4;
28 uint8_t multi_function_register_5;
Edward O'Callaghan63f28c02014-04-26 15:21:45 +100029 /* HWM configuration registers */
30 uint8_t hwm_smbus_address;
31 uint8_t hwm_smbus_control_reg;
32 uint8_t hwm_fan_type_sel_reg;
33 uint8_t hwm_fan1_temp_adj_rate_reg;
34 uint8_t hwm_fan_mode_sel_reg;
35 uint8_t hwm_fan1_idx_rpm_mode;
36 uint8_t hwm_fan1_seg1_speed_count;
37 uint8_t hwm_fan1_seg2_speed_count;
38 uint8_t hwm_fan1_seg3_speed_count;
39 uint8_t hwm_fan1_temp_map_sel;
Edward O'Callaghan962b6c02014-01-23 22:12:25 +110040};
41
42#endif /* SUPERIO_FINTEK_F71869AD_CHIP_H */