tree b7fca7408df5daa6b233e34a7ae25a252f6e6425
parent ed2b6a5a17fd71e6069f3aa017341694e77df777
author Johnson Wang <johnson.wang@mediatek.corp-partner.google.com> 1675820781 +0800
committer Rex-BC Chen <rex-bc.chen@mediatek.com> 1677035897 +0000

soc/mediatek/mt8188: Fix audio sampling rate

The current clock register definition is wrong, which results in wrong
audio sampling rate. Fix it by adjusting the POSTDIV registers of
APLL1-APLL5.

TEST=build pass
BUG=b:250459803, b:250464574

Change-Id: I7a627169593f41906856777d738c6b13ff72d5a0
Signed-off-by: Johnson Wang <johnson.wang@mediatek.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73134
Reviewed-by: Yidi Lin <yidilin@google.com>
Reviewed-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>