Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
f0a8b042c9f1eed9b149398d27e16ec590641881
/
.
/
src
/
soc
/
intel
/
xeon_sp
/
spr
tree: 696446195e11a14396f444c92ebe44b7af13758a [
path history
]
[
tgz
]
acpi/
include/
chip.c
chip.h
chipset.cb
cpu.c
crashlog.c
ddr.c
hob_display.c
Kconfig
Makefile.inc
numa.c
ramstage.c
reset.c
romstage.c
soc_acpi.c
soc_smihandler_util.c
soc_util.c
upd_display.c
xhci.c