Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
ec0b586f9251ea622ee9a0006caab8efb24fd277
/
.
/
src
/
southbridge
/
ricoh
/
rl5c476
/
Makefile.inc
blob: 3fa232f1f8a8941b0a9ceca4da735e89c596fa8f [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOUTHBRIDGE_RICOH_RL5C476
),
y
)
ramstage
-
y
+=
rl5c476
.
c
endif