Gitiles
Code Review Sign In
review.coreboot.org / coreboot / ec0b586f9251ea622ee9a0006caab8efb24fd277 / . / src / southbridge / intel / fsp_rangeley
tree: 90d8190a017d39e5e16e8a5d3c8b933a8629847e [path history] [tgz]
  1. acpi/
  2. acpi.c
  3. chip.h
  4. early_init.c
  5. early_smbus.c
  6. early_spi.c
  7. early_usb.c
  8. gpio.c
  9. gpio.h
  10. irq.h
  11. Kconfig
  12. lpc.c
  13. Makefile.inc
  14. nvs.h
  15. pci_devs.h
  16. reset.c
  17. romstage.c
  18. romstage.h
  19. sata.c
  20. smbus.c
  21. smbus.h
  22. soc.c
  23. soc.h
  24. spi.c
  25. watchdog.c
Powered by Gitilestxt json