Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
6baee3d28729d4b924e8f793c4c7311cebf1f80a
/
.
/
src
/
southbridge
/
intel
/
i82870
/
Makefile.inc
blob: d6ae1719266c605cb2693802f00f4e01d0a7ebf2 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOUTHBRIDGE_INTEL_I82870
),
y
)
ramstage
-
y
+=
ioapic
.
c
ramstage
-
y
+=
pcibridge
.
c
endif