Gitiles
Code Review Sign In
review.coreboot.org / coreboot / e7a336ac29b1ef5aaa1b0aa4926ed75829b491b1 / . / src / soc / imgtec / pistachio
tree: 009e5ce233fa96086512c24eca0ade12908368b1 [path history] [tgz]
  1. include/
  2. bootblock.c
  3. cbmem.c
  4. clocks.c
  5. ddr2_init.c
  6. ddr3_init.c
  7. Kconfig
  8. Makefile.inc
  9. monotonic_timer.c
  10. reset.c
  11. romstage.c
  12. soc.c
  13. spi.c
  14. uart.c