tree fbde911ce75fbee1d69f53da89288ef0b35991c5
parent cc3637f177c5f1264c43a9aee625bd505e07a92d
author Maulik V Vaghela <maulik.v.vaghela@intel.com> 1619782862 +0530
committer Felix Held <felix-coreboot@felixheld.de> 1620254501 +0000

soc/intel/alderlake: Add GPIO definition for CPU PCIe vGPIO

Adding GPIO definition for community 3 which is CPU reserved GPIO used
by CPU side PCIe root ports. We did not have this definition since
FSP used to program this GPIOs. Now, instead of FSP, coreboot programs
CPU PCIe GPIOs for CLKSRC and lanes to put GPIOs in native mode.
Thus adding definition of this virtual GPIOs in this CL.

BUG=None
BRANCH=None
TEST=Check if correct registers are being programmed

Change-Id: I481ea7e3ba948bf6d37b97d08c675a18ee68125d
Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52783
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>