tree edc0f2328984b41c2a0f15a414158850b10ebc41
parent 2f96970e1f4e586a4c5928fefab1bc0f98bc1351
author Andrey Petrov <anpetrov@fb.com> 1587431228 -0700
committer Andrey Petrov <andrey.petrov@gmail.com> 1587757440 +0000

soc/intel/xeon_sp/cpx: Work around FSP-M issues

Currently FSP-M does not implement the spec completely, e.g it is unable
to use user-provided heap location in CAR. While this is being resolved,
this workaround is a stop-gap solution that allows multi-socket usage.

TEST=tested on OCP Sonora Pass EVT and Intel Cedar Island CRB

Change-Id: Ia2529526a8724cf54377b0bd2339b04fa900815a
Signed-off-by: Andrey Petrov <anpetrov@fb.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40555
Reviewed-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>