Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
d133d9a23077e30f57014ab84633b7a0c4dc2518
/
.
/
src
/
southbridge
/
intel
/
i82801dbm
/
i82801dbm_reset.c
blob: 3d7a4b79b62d68f007b0287e237d66ce2c2684eb [
file
] [
log
] [
blame
]
#include
<arch/io.h>
void
hard_reset
(
void
)
{
/* Try rebooting through port 0xcf9 */
outb
((
0
<<
3
)|(
1
<<
2
)|(
1
<<
1
),
0xcf9
);
}