tree b47da55a1b944a5aad7e6ea57354acdf00014abb
parent 0c6abd786df61072f8dd2ec738bb05a5f8375775
author Furquan Shaikh <furquan@google.com> 1590690086 -0700
committer Furquan Shaikh <furquan@google.com> 1590778506 +0000

soc/amd/picasso: Relocate FSP-M to address in DRAM

On Picasso, DRAM is up by the time FSP-M runs. This change relocates
FSP-M binary to a specific address (0x90000000) in DRAM. Currently,
this address is randomly chosen to ensure it does not overlap any of
the other stages. Once we have a unified memory map set up for
Picasso, this address can be updated along with it.

BUG=b:155322763,b:150746858,b:152909132

Change-Id: I1a49765f00de9f97fa3dbd5bc288a3ed0d7087f6
Signed-off-by: Furquan Shaikh <furquan@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41828
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>