Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c49efa365e1e1f07db8f208f4a63f27ca81e290d
/
.
/
src
/
soc
/
intel
/
alderlake
tree: b411bbdd9d8158812ec3c0b9be1554890b0ea4be [
path history
]
[
tgz
]
acpi/
bootblock/
include/
romstage/
acpi.c
chip.c
chip.h
chipset.cb
chipset_pch_s.cb
cpu.c
crashlog.c
cse_telemetry.c
elog.c
espi.c
finalize.c
fsp_params.c
gpio.c
gpio_pch_s.c
graphics.c
gspi.c
hsphy.c
i2c.c
Kconfig
lockdown.c
Makefile.inc
meminit.c
p2sb.c
pcie_rp.c
pmc.c
pmutil.c
reset.c
retimer.c
smihandler.c
soundwire.c
spi.c
systemagent.c
tcss.c
uart.c
vr_config.c
xhci.c