Gitiles
Code Review Sign In
review.coreboot.org / coreboot / c141323c6263c9f3a884d4482369e8c91e9a713c / . / src / arch / x86
tree: e85749a61c0c83e415101d3f5384a43b32a11fe8 [path history] [tgz]
  1. acpi/
  2. include/
  3. acpi.c
  4. acpi_device.c
  5. acpi_s3.c
  6. acpigen.c
  7. acpigen_dsm.c
  8. assembly_entry.S
  9. boot.c
  10. bootblock.ld
  11. bootblock_crt0.S
  12. bootblock_normal.c
  13. bootblock_romcc.S
  14. bootblock_simple.c
  15. c_start.S
  16. car.ld
  17. cbfs_and_run.c
  18. cbmem.c
  19. cpu.c
  20. cpu_common.c
  21. crt0_romcc_epilogue.inc
  22. ebda.c
  23. exception.c
  24. exit_car.S
  25. failover.ld
  26. gdt.c
  27. id.ld
  28. id.S
  29. ioapic.c
  30. Kconfig
  31. Makefile.inc
  32. memcpy.c
  33. memlayout.ld
  34. memmove.c
  35. memset.c
  36. mmap_boot.c
  37. mpspec.c
  38. pci_ops_conf1.c
  39. pci_ops_mmconf.c
  40. pirq_routing.c
  41. postcar.c
  42. postcar_loader.c
  43. prologue.inc
  44. rdrand.c
  45. romcc_console.c
  46. smbios.c
  47. stages.c
  48. tables.c
  49. thread.c
  50. thread_switch.S
  51. timestamp.c
  52. verstage.c
  53. wakeup.S
  54. walkcbfs.S
Powered by Gitilestxt json