Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
c0d3cf105254c0bbde5c57c8817f5263271fb0fe
/
.
/
src
/
soc
/
intel
/
xeon_sp
/
spr
tree: bc32d8f537e178349ededebe623e98be32e893dd [
path history
]
[
tgz
]
acpi/
include/
chip.c
chip.h
chipset.cb
cpu.c
crashlog.c
hob_display.c
ioat.c
Kconfig
Makefile.mk
ramstage.c
reset.c
romstage.c
soc_acpi.c
soc_util.c
upd_display.c