Gitiles
Code Review Sign In
review.coreboot.org / coreboot / b9f9f6c12b1a98ce76e3546e9f900ecb45e3c95c / . / src / soc / intel / xeon_sp
tree: a4f500cc34be4623099f7091f08f6524146054fc [path history] [tgz]
  1. acpi/
  2. bootblock/
  3. include/
  4. acpi.c
  5. chip.c
  6. chip.h
  7. cpu.c
  8. hob_display.c
  9. Kconfig
  10. lpc.c
  11. Makefile.inc
  12. reset.c
  13. romstage.c
  14. soc_util.c
  15. spi.c
  16. uncore.c
  17. upd_display.c
Powered by Gitilestxt json