Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
77ff0b1a01d3d640be55d301b2fcf09a3f840ffe
/
.
/
src
/
soc
/
intel
/
braswell
tree: c3c89d0d4a91e4278f07e8237da3b2d8d296ba6b [
path history
]
[
tgz
]
acpi/
bootblock/
include/
microcode/
romstage/
acpi.c
chip.c
chip.h
cpu.c
dptf.c
ehci.c
elog.c
emmc.c
gfx.c
gpio.c
hda.c
iosf.c
Kconfig
lpe.c
lpss.c
Makefile.inc
memmap.c
northcluster.c
pcie.c
perf_power.c
placeholders.c
pmutil.c
ramstage.c
refcode.c
reset.c
sata.c
scc.c
sd.c
smihandler.c
smm.c
southcluster.c
spi.c
stage_cache.c
tsc_freq.c
xhci.c