Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
711fb811acd403301bb59499071a82ecf112f687
/
.
/
src
/
southbridge
/
intel
/
i82870
/
Makefile.inc
blob: 790bd01513046649e680fa06b783271c53ef3e80 [
file
] [
log
] [
blame
]
ifeq
(
$
(
CONFIG_SOUTHBRIDGE_INTEL_I82870
),
y
)
ramstage
-
y
+=
ioapic
.
c
ramstage
-
y
+=
pcibridge
.
c
#ramstage-y += pci_parity.c
endif