| /* $NoKeywords:$ */ |
| /** |
| * @file |
| * |
| * PCIe Clock Power Managment |
| * |
| * |
| * |
| * @xrefitem bom "File Content Label" "Release Content" |
| * @e project: AGESA |
| * @e sub-project: GNB |
| * @e \$Revision: 84150 $ @e \$Date: 2012-12-12 15:46:25 -0600 (Wed, 12 Dec 2012) $ |
| * |
| */ |
| /* |
| ***************************************************************************** |
| * |
| * Copyright (c) 2008 - 2013, Advanced Micro Devices, Inc. |
| * All rights reserved. |
| * |
| * Redistribution and use in source and binary forms, with or without |
| * modification, are permitted provided that the following conditions are met: |
| * * Redistributions of source code must retain the above copyright |
| * notice, this list of conditions and the following disclaimer. |
| * * Redistributions in binary form must reproduce the above copyright |
| * notice, this list of conditions and the following disclaimer in the |
| * documentation and/or other materials provided with the distribution. |
| * * Neither the name of Advanced Micro Devices, Inc. nor the names of |
| * its contributors may be used to endorse or promote products derived |
| * from this software without specific prior written permission. |
| * |
| * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND |
| * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED |
| * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE |
| * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY |
| * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES |
| * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; |
| * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND |
| * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS |
| * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| * *************************************************************************** |
| * |
| */ |
| |
| /*---------------------------------------------------------------------------------------- |
| * M O D U L E S U S E D |
| *---------------------------------------------------------------------------------------- |
| */ |
| #include "AGESA.h" |
| #include "Ids.h" |
| #include "Gnb.h" |
| #include "GnbPcieConfig.h" |
| #include "GnbCommonLib.h" |
| #include "PcieClkPm.h" |
| #include "Filecode.h" |
| #define FILECODE PROC_GNB_MODULES_GNBPCIECLKPM_PCIECLKPM_FILECODE |
| /*---------------------------------------------------------------------------------------- |
| * D E F I N I T I O N S A N D M A C R O S |
| *---------------------------------------------------------------------------------------- |
| */ |
| |
| /*---------------------------------------------------------------------------------------- |
| * T Y P E D E F S A N D S T R U C T U R E S |
| *---------------------------------------------------------------------------------------- |
| */ |
| |
| |
| /*---------------------------------------------------------------------------------------- |
| * P R O T O T Y P E S O F L O C A L F U N C T I O N S |
| *---------------------------------------------------------------------------------------- |
| */ |
| |
| |
| /*----------------------------------------------------------------------------------------*/ |
| /** |
| * Enable Clock Power Managment on function of the device |
| * |
| * |
| * |
| * @param[in] Function PCI address of function. |
| * @param[in] StdHeader Standard configuration header |
| * |
| */ |
| /*----------------------------------------------------------------------------------------*/ |
| STATIC VOID |
| PcieClkPmEnableOnFunction ( |
| IN PCI_ADDR Function, |
| IN AMD_CONFIG_PARAMS *StdHeader |
| ) |
| { |
| UINT8 PcieCapPtr; |
| PcieCapPtr = GnbLibFindPciCapability (Function.AddressValue, PCIE_CAP_ID, StdHeader); |
| if (PcieCapPtr != 0) { |
| GnbLibPciRMW ( |
| Function.AddressValue | (PcieCapPtr + PCIE_LINK_CTRL_REGISTER), |
| AccessS3SaveWidth32, |
| (UINT32)~(BIT8), |
| BIT8, |
| StdHeader |
| ); |
| } |
| } |
| |
| |
| /**----------------------------------------------------------------------------------------*/ |
| /** |
| * check capability of intire device including its functions |
| * |
| * |
| * |
| * @param[in] Device PCI address of downstream port |
| * @param[in] StdHeader Standard configuration header |
| * |
| * @retval TRUE - Device support Clock Power Managment |
| */ |
| /*----------------------------------------------------------------------------------------*/ |
| STATIC BOOLEAN |
| PcieClkPmCheckDeviceCapability ( |
| IN PCI_ADDR Device, |
| IN AMD_CONFIG_PARAMS *StdHeader |
| ) |
| { |
| |
| UINT8 MaxFunc; |
| UINT8 CurrentFunc; |
| UINT8 PcieCapPtr; |
| UINT32 Value; |
| |
| MaxFunc = GnbLibPciIsMultiFunctionDevice (Device.AddressValue, StdHeader) ? 7 : 0; |
| |
| for (CurrentFunc = 0; CurrentFunc <= MaxFunc; CurrentFunc++) { |
| Device.Address.Function = CurrentFunc; |
| if (GnbLibPciIsDevicePresent (Device.AddressValue, StdHeader)) { |
| PcieCapPtr = GnbLibFindPciCapability (Device.AddressValue, PCIE_CAP_ID, StdHeader); |
| if (PcieCapPtr == 0) { |
| return FALSE; |
| } |
| GnbLibPciRead ( |
| Device.AddressValue | (PcieCapPtr + PCIE_LINK_CAP_REGISTER), |
| AccessWidth32, |
| &Value, |
| StdHeader |
| ); |
| if ((Value & BIT18) == 0) { |
| return FALSE; |
| } |
| } |
| } |
| return TRUE; |
| } |
| |
| |
| /*----------------------------------------------------------------------------------------*/ |
| /** |
| * Set Clock power managment on device |
| * |
| * |
| * |
| * @param[in] Device PCI address of device. |
| * @param[in] StdHeader Standard configuration header |
| * |
| */ |
| /*----------------------------------------------------------------------------------------*/ |
| STATIC VOID |
| PcieClkPmEnableOnDevice ( |
| IN PCI_ADDR Device, |
| IN AMD_CONFIG_PARAMS *StdHeader |
| ) |
| { |
| UINT8 MaxFunc; |
| UINT8 CurrentFunc; |
| if (PcieClkPmCheckDeviceCapability (Device, StdHeader)) { |
| MaxFunc = GnbLibPciIsMultiFunctionDevice (Device.AddressValue, StdHeader) ? 7 : 0; |
| for (CurrentFunc = 0; CurrentFunc <= MaxFunc; CurrentFunc++) { |
| Device.Address.Function = CurrentFunc; |
| if (GnbLibPciIsDevicePresent (Device.AddressValue, StdHeader)) { |
| IDS_HDT_CONSOLE (GNB_TRACE, " Enable Clock Power Managment for Device = %d:%d:%d\n", |
| Device.Address.Bus, |
| Device.Address.Device, |
| Device.Address.Function |
| ); |
| PcieClkPmEnableOnFunction (Device, StdHeader); |
| } |
| } |
| } |
| } |
| |
| /*----------------------------------------------------------------------------------------*/ |
| /** |
| * Evaluate device |
| * |
| * |
| * |
| * @param[in] Device PCI Address |
| * @param[in,out] ScanData Scan configuration data |
| * @retval Scan Status of 0 |
| */ |
| |
| STATIC SCAN_STATUS |
| PcieClkPmCallback ( |
| IN PCI_ADDR Device, |
| IN OUT GNB_PCI_SCAN_DATA *ScanData |
| ) |
| { |
| SCAN_STATUS ScanStatus; |
| PCIE_DEVICE_TYPE DeviceType; |
| ScanStatus = SCAN_SUCCESS; |
| IDS_HDT_CONSOLE (GNB_TRACE, " PcieClkPmCallback for Device = %d:%d:%d\n", |
| Device.Address.Bus, |
| Device.Address.Device, |
| Device.Address.Function |
| ); |
| ScanStatus = SCAN_SUCCESS; |
| DeviceType = GnbLibGetPcieDeviceType (Device, ScanData->StdHeader); |
| switch (DeviceType) { |
| case PcieDeviceRootComplex: |
| case PcieDeviceDownstreamPort: |
| GnbLibPciRMW (Device.AddressValue | 0x18, AccessS3SaveWidth32, 0xffffffffull, 0x0, ScanData->StdHeader); |
| GnbLibPciScanSecondaryBus (Device, ScanData); |
| break; |
| case PcieDeviceUpstreamPort: |
| PcieClkPmEnableOnDevice (Device, ScanData->StdHeader); |
| GnbLibPciRMW (Device.AddressValue | 0x18, AccessS3SaveWidth32, 0xffffffffull, 0x0, ScanData->StdHeader); |
| GnbLibPciScanSecondaryBus (Device, ScanData); |
| ScanStatus = SCAN_SKIP_FUNCTIONS | SCAN_SKIP_DEVICES | SCAN_SKIP_BUSES; |
| break; |
| case PcieDeviceEndPoint: |
| case PcieDeviceLegacyEndPoint: |
| PcieClkPmEnableOnDevice (Device, ScanData->StdHeader); |
| ScanStatus = SCAN_SKIP_FUNCTIONS | SCAN_SKIP_DEVICES | SCAN_SKIP_BUSES; |
| break; |
| default: |
| break; |
| } |
| return ScanStatus; |
| } |
| |
| /*----------------------------------------------------------------------------------------*/ |
| /** |
| * Confiugure Clock Power Managment |
| * |
| * |
| * |
| * |
| * @param[in] DownstreamPort Downstream port PCI address |
| * @param[in] StdHeader Standard configuration header |
| * |
| */ |
| |
| VOID |
| STATIC |
| PcieClkPmPortInitConfigure ( |
| IN PCI_ADDR DownstreamPort, |
| IN AMD_CONFIG_PARAMS *StdHeader |
| ) |
| { |
| GNB_PCI_SCAN_DATA ScanData; |
| ScanData.StdHeader = StdHeader; |
| ScanData.GnbScanCallback = PcieClkPmCallback; |
| GnbLibPciScan (DownstreamPort, DownstreamPort, &ScanData); |
| } |
| |
| |
| /*----------------------------------------------------------------------------------------*/ |
| /** |
| * Callback to init various features on all active ports |
| * |
| * |
| * |
| * |
| * @param[in] Engine Pointer to engine config descriptor |
| * @param[in, out] Buffer Not used |
| * @param[in] Pcie Pointer to global PCIe configuration |
| * |
| */ |
| |
| VOID |
| STATIC |
| PcieClkPmPortInitCallback ( |
| IN PCIe_ENGINE_CONFIG *Engine, |
| IN OUT VOID *Buffer, |
| IN PCIe_PLATFORM_CONFIG *Pcie |
| ) |
| { |
| if (Engine->Type.Port.PortData.MiscControls.ClkPmSupport == 0x1 && |
| !PcieConfigIsSbPcieEngine (Engine) && |
| PcieConfigCheckPortStatus (Engine, INIT_STATUS_PCIE_TRAINING_SUCCESS)) { |
| PcieClkPmPortInitConfigure ( |
| Engine->Type.Port.Address, |
| GnbLibGetHeader (Pcie) |
| ); |
| } |
| } |
| |
| /**----------------------------------------------------------------------------------------*/ |
| /** |
| * Interface to enable Clock Power Managment |
| * |
| * |
| * |
| * @param[in] StdHeader Standard configuration header |
| * |
| * @retval AGESA_STATUS |
| */ |
| /*----------------------------------------------------------------------------------------*/ |
| AGESA_STATUS |
| PcieClkPmInterface ( |
| IN AMD_CONFIG_PARAMS *StdHeader |
| ) |
| { |
| AGESA_STATUS AgesaStatus; |
| PCIe_PLATFORM_CONFIG *Pcie; |
| IDS_HDT_CONSOLE (GNB_TRACE, "PcieClkPmInterface Enter\n"); |
| AgesaStatus = PcieLocateConfigurationData (StdHeader, &Pcie); |
| if (AgesaStatus == AGESA_SUCCESS) { |
| PcieConfigRunProcForAllEngines ( |
| DESCRIPTOR_ALLOCATED | DESCRIPTOR_PCIE_ENGINE, |
| PcieClkPmPortInitCallback, |
| NULL, |
| Pcie |
| ); |
| } |
| IDS_HDT_CONSOLE (GNB_TRACE, "PcieClkPmInterface Exit [0x%x]\n", AgesaStatus); |
| return AgesaStatus; |
| } |