blob: 94510c32b7112d424434a6fa17f58de4709ddc1e [file] [log] [blame]
/* $NoKeywords:$ */
/**
* @file
*
* PCIe family specific services.
*
*
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: GNB
* @e \$Revision: 86079 $ @e \$Date: 2013-01-16 00:59:04 -0600 (Wed, 16 Jan 2013) $
*
*/
/*
*****************************************************************************
*
* Copyright (c) 2008 - 2013, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* ***************************************************************************
*
*/
#ifndef _GNBFAMSERVICES_H_
#define _GNBFAMSERVICES_H_
#include "Gnb.h"
#include "GnbPcie.h"
#include "GnbIommu.h"
typedef AGESA_STATUS (F_GNB_REGISTER_ACCESS) (
IN GNB_HANDLE *GnbHandle,
IN UINT8 RegisterSpaceType,
IN UINT32 Address,
IN VOID *Value,
IN UINT32 Flags,
IN AMD_CONFIG_PARAMS *StdHeader
);
/// Register Read/Write protocol
typedef struct {
F_GNB_REGISTER_ACCESS *Read; ///< Read Register
F_GNB_REGISTER_ACCESS *Write; ///< Write Register
} GNB_REGISTER_SERVICE;
AGESA_STATUS
GnbFmCreateIvrsEntry (
IN GNB_HANDLE *GnbHandle,
IN IVRS_BLOCK_TYPE Type,
IN VOID *Ivrs,
IN AMD_CONFIG_PARAMS *StdHeader
);
typedef AGESA_STATUS F_GNBFMCREATEIVRSENTRY (
IN GNB_HANDLE *GnbHandle,
IN IVRS_BLOCK_TYPE Type,
IN VOID *Ivrs,
IN AMD_CONFIG_PARAMS *StdHeader
);
BOOLEAN
GnbFmCheckIommuPresent (
IN GNB_HANDLE *GnbHandle,
IN AMD_CONFIG_PARAMS *StdHeader
);
typedef BOOLEAN F_GNBFMCHECKIOMMUPRESENT (
IN GNB_HANDLE *GnbHandle,
IN AMD_CONFIG_PARAMS *StdHeader
);
/// GNB IOMMU services
typedef struct {
F_GNBFMCHECKIOMMUPRESENT *GnbFmCheckIommuPresent; ///< GnbFmCheckIommuPresent
F_GNBFMCREATEIVRSENTRY *GnbFmCreateIvrsEntry; ///< GnbFmCreateIvrsEntry
} GNB_FAM_IOMMU_SERVICES;
typedef UINT8 (F_PCIE_MAXPAYLOAD_SETTING) (
IN PCIe_ENGINE_CONFIG *Engine
);
/// MaxPayload service protocol
typedef struct {
F_PCIE_MAXPAYLOAD_SETTING *SetMaxPayload; ///< Write Register
} PCIE_MAXPAYLOAD_SERVICE;
PCI_ADDR
GnbFmGetPciAddress (
IN GNB_HANDLE *GnbHandle,
IN AMD_CONFIG_PARAMS *StdHeader
);
AGESA_STATUS
GnbFmGetBusDecodeRange (
IN GNB_HANDLE *GnbHandle,
OUT UINT8 *StartBusNumber,
OUT UINT8 *EndBusNumber,
IN AMD_CONFIG_PARAMS *StdHeader
);
AGESA_STATUS
GnbFmGetLinkId (
IN GNB_HANDLE *GnbHandle,
OUT UINT8 *LinkId,
IN AMD_CONFIG_PARAMS *StdHeader
);
typedef UINT32 F_GNBTIMESTAMP (
IN AMD_CONFIG_PARAMS *StdHeader
);
/// GNB Timestamp services
typedef struct {
F_GNBTIMESTAMP *GnbFmTimeStamp; ///< GnbFmTimeStamp
} GNB_FAM_TS_SERVICES;
#endif