Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 6c1e81059dc928df6546289073ae61939b52b196 / . / src / soc / intel / braswell
tree: 0bd25f92f4477232f4504adc1f241763ba231ce7 [path history] [tgz]
  1. acpi/
  2. bootblock/
  3. include/
  4. romstage/
  5. acpi.c
  6. chip.c
  7. chip.h
  8. cpu.c
  9. elog.c
  10. emmc.c
  11. gfx.c
  12. gpio.c
  13. gpio_support.c
  14. hda.c
  15. iosf.c
  16. Kconfig
  17. lpc_init.c
  18. lpe.c
  19. lpss.c
  20. Makefile.inc
  21. memmap.c
  22. northcluster.c
  23. pcie.c
  24. placeholders.c
  25. pmutil.c
  26. ramstage.c
  27. sata.c
  28. scc.c
  29. sd.c
  30. smihandler.c
  31. smm.c
  32. southcluster.c
  33. spi.c
  34. spi_loading.c
  35. tsc_freq.c
  36. xhci.c
Powered by Gitilestxt json