Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 69e9e715a644aef8db118a30dee3878c561b976a / . / src / arch / x86
tree: af339887337926fddefad932274557cad5766373 [path history] [tgz]
  1. acpi/
  2. include/
  3. acpi.c
  4. acpi_device.c
  5. acpi_pld.c
  6. acpi_s3.c
  7. acpigen.c
  8. acpigen_dsm.c
  9. assembly_entry.S
  10. boot.c
  11. bootblock.ld
  12. bootblock_crt0.S
  13. bootblock_normal.c
  14. bootblock_romcc.S
  15. bootblock_simple.c
  16. c_start.S
  17. car.ld
  18. cbfs_and_run.c
  19. cbmem.c
  20. cpu.c
  21. cpu_common.c
  22. crt0_romcc_epilogue.inc
  23. ebda.c
  24. exception.c
  25. exit_car.S
  26. failover.ld
  27. gdt.c
  28. gdt_init.S
  29. id.ld
  30. id.S
  31. idt.S
  32. ioapic.c
  33. Kconfig
  34. Makefile.inc
  35. memcpy.c
  36. memlayout.ld
  37. memmove.c
  38. memset.c
  39. mmap_boot.c
  40. mpspec.c
  41. pci_ops.c
  42. pci_ops_conf1.c
  43. pirq_routing.c
  44. postcar.c
  45. postcar_loader.c
  46. prologue.inc
  47. rdrand.c
  48. romcc_console.c
  49. smbios.c
  50. stages.c
  51. tables.c
  52. thread.c
  53. thread_switch.S
  54. timestamp.c
  55. verstage.c
  56. wakeup.S
  57. walkcbfs.S
Powered by Gitilestxt json