Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
690b6bcb491b42fc63cd6f84ca5ca91a44cfc803
/
.
/
src
/
soc
/
cavium
/
common
/
pci
/
Makefile.inc
blob: 13040527d0011922d6d0752487f135c0f5750ad9 [
file
] [
log
] [
blame
]
ramstage
-
y
+=
uart
.
c