Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 68b6eb78d2b86d43d3d285a88a686de20751cb81 / . / src / soc / intel / braswell / include / soc
tree: f7fa79d4ab7f555afa5b6ac2e384b689ceca7b7a [path history] [tgz]
  1. acpi.h
  2. device_nvs.h
  3. ehci.h
  4. gfx.h
  5. gpio.h
  6. gpio_defs.h
  7. hda.h
  8. iomap.h
  9. iosf.h
  10. irq.h
  11. lpc.h
  12. msr.h
  13. nvs.h
  14. pattrs.h
  15. pci_devs.h
  16. pcie.h
  17. pm.h
  18. ramstage.h
  19. romstage.h
  20. sata.h
  21. smbus.h
  22. smm.h
  23. spi.h
  24. xhci.h
Powered by Gitilestxt json