tree f3bd07921d19c6e6ec2b9506e3fd9ff704df5822
parent bd9dd420d7e0e5c2acb4073c0f4b3faec4d31ec8
author Felix Held <felix-coreboot@felixheld.de> 1677897234 +0100
committer Felix Held <felix-coreboot@felixheld.de> 1678402358 +0000

soc/amd/common/cpu/Kconfig: use Cxxx as CPU string for all non-CAR SoCs

Picasso already uses the Cxxx ACPI CPU device naming scheme, due to it
being what the AGESA reference code uses. We initially relied on the
AGESA/FSP generated SSDT for the P- and C-state support before we had a
native implementation for this in coreboot. The Cxxx naming scheme can
also be used for the other AMD SoCs except Stoneyridge which is pre-Zen
and doesn't select SOC_AMD_COMMON_BLOCK_NONCAR. The main advantage of
using Cxxx instead of CPxx is that the Cxxx scheme supports systems with
more than 256 CPU threads.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I884f5c0f234b5a3942dacd60847b2f095f9c0704
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73620
Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>