diff --git a/src/northbridge/intel/pineview/pineview.h b/src/northbridge/intel/pineview/pineview.h
index a2cda84..9873d4d 100644
--- a/src/northbridge/intel/pineview/pineview.h
+++ b/src/northbridge/intel/pineview/pineview.h
@@ -62,7 +62,7 @@
 #define REMAPBASE	0x98
 #define REMAPLIMIT	0x9a
 #define SMRAM		0x9d	/* System Management RAM Control */
-#define ESMRAM		0x9e	/* Extended System Management RAM Control */
+#define ESMRAMC		0x9e	/* Extended System Management RAM Control */
 
 #define TOM		0xa0
 #define TOUUD		0xa2
diff --git a/src/northbridge/intel/pineview/raminit.c b/src/northbridge/intel/pineview/raminit.c
index 356c730..f31f032 100644
--- a/src/northbridge/intel/pineview/raminit.c
+++ b/src/northbridge/intel/pineview/raminit.c
@@ -2039,7 +2039,7 @@
 	gttsize = ggc_to_gtt[(ggc & 0x300) >> 8];
 	tom = s->channel_capacity[0];
 
-	tsegsize = 0x1; // 1MB
+	tsegsize = 0x8; // 8MB
 	mmiosize = 0x400; // 1GB
 
 	reclaim = false;
@@ -2074,6 +2074,11 @@
 	pci_write_config32(PCI_DEV(0,0,0), BGSM, gttbase << 20);
 	pci_write_config32(PCI_DEV(0,0,0), TSEG, tsegbase << 20);
 
+	u8 reg8 = pci_read_config8(PCI_DEV(0, 0, 0), ESMRAMC);
+	reg8 &= ~0x7;
+	reg8 |= (2 << 1) | (1 << 0); /* 8M and TSEG_Enable */
+	pci_write_config8(PCI_DEV(0, 0, 0), ESMRAMC, reg8);
+
 	printk(BIOS_DEBUG, "GBSM (igd) = verified %08x (written %08x)\n",
 		pci_read_config32(PCI_DEV(0,0,0), GBSM), gfxbase << 20);
 	printk(BIOS_DEBUG, "BGSM (gtt) = verified %08x (written %08x)\n",