Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
467a87abcea13a1b0b61223a175cf46b16474965
/
.
/
src
/
soc
/
intel
/
common
/
block
/
cse
/
Makefile.inc
blob: 376f00f715f5deb0f7b3c1706249d5007bb0f734 [
file
] [
log
] [
blame
]
bootblock
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE
)
+=
cse
.
c
romstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE
)
+=
cse
.
c
ramstage
-
$
(
CONFIG_SOC_INTEL_COMMON_BLOCK_CSE
)
+=
cse
.
c