Gitiles
Code Review Sign In
review.coreboot.org / coreboot / 467a87abcea13a1b0b61223a175cf46b16474965 / . / src / soc / intel / cannonlake
tree: 5479d0d0a73e80ff285f62cced8f3af0412884a6 [path history] [tgz]
  1. bootblock/
  2. include/
  3. romstage/
  4. cbmem.c
  5. gpio.c
  6. Kconfig
  7. Makefile.inc
  8. reset.c
  9. uart.c
Powered by Gitilestxt json