blob: f11bde41f54f446e79bfad96da99e4a23e7f52ab [file] [log] [blame]
/*
* This file is part of the coreboot project.
*
* Copyright 2018 Google Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <baseboard/variants.h>
#include <chip.h>
#include <device/device.h>
#include <device/pci.h>
#include <device/pci_ops.h>
#include <smbios.h>
#include <string.h>
#include <variant/sku.h>
#define R_PCH_OC_WDT_CTL 0x54
#define B_PCH_OC_WDT_CTL_FORCE_ALL BIT15
#define B_PCH_OC_WDT_CTL_EN BIT14
#define B_PCH_OC_WDT_CTL_UNXP_RESET_STS BIT22
const char *smbios_mainboard_sku(void)
{
static char sku_str[5]; /* sku{0-1} */
snprintf(sku_str, sizeof(sku_str), "sku%u", variant_board_sku());
return sku_str;
}
/* Override dev tree settings per board */
void variant_devtree_update(void)
{
uint32_t sku_id = variant_board_sku();
struct device *root = SA_DEV_ROOT;
config_t *cfg = root->chip_info;
uint16_t abase;
uint32_t val32;
switch (sku_id) {
case SKU_0_NAUTILUS:
/* Disable LTE module */
cfg->usb3_ports[3].enable = 0;
/* OC_WDT has been enabled in FSP-M by enabling SaOcSupport.
* We should clear it to prevent turning the system off. */
abase = pci_read_config16(PCH_DEV_PMC, ABASE) & 0xfffc;
val32 = inl(abase + R_PCH_OC_WDT_CTL);
val32 &= ~(B_PCH_OC_WDT_CTL_EN |
B_PCH_OC_WDT_CTL_FORCE_ALL |
B_PCH_OC_WDT_CTL_UNXP_RESET_STS);
outl(val32, abase + R_PCH_OC_WDT_CTL);
break;
case SKU_1_NAUTILUS_LTE:
/* LTE board has different layout with Wifi sku, it need
new USB2 port strength settings */
/* Configure USB2 port 0 - USB2_PORT_TYPE_C(OC1) */
cfg->usb2_ports[0].enable = 1;
cfg->usb2_ports[0].ocpin = OC1;
cfg->usb2_ports[0].tx_bias = USB2_BIAS_0MV;
cfg->usb2_ports[0].tx_emp_enable = USB2_PRE_EMP_ON;
cfg->usb2_ports[0].pre_emp_bias = USB2_BIAS_56MV;
cfg->usb2_ports[0].pre_emp_bit = USB2_HALF_BIT_PRE_EMP;
/* Configure USB2 port 1 - USB2_PORT_LONG(OC2) */
cfg->usb2_ports[1].enable = 1;
cfg->usb2_ports[1].ocpin = OC2;
cfg->usb2_ports[1].tx_bias = USB2_BIAS_39MV;
cfg->usb2_ports[1].tx_emp_enable = USB2_PRE_EMP_ON;
cfg->usb2_ports[1].pre_emp_bias = USB2_BIAS_56MV;
cfg->usb2_ports[1].pre_emp_bit = USB2_HALF_BIT_PRE_EMP;
/* Configure USB2 port 4 - USB2_PORT_TYPE_C(OC0) */
cfg->usb2_ports[4].enable = 1;
cfg->usb2_ports[4].ocpin = OC0;
cfg->usb2_ports[4].tx_bias = USB2_BIAS_0MV;
cfg->usb2_ports[4].tx_emp_enable = USB2_PRE_EMP_ON;
cfg->usb2_ports[4].pre_emp_bias = USB2_BIAS_56MV;
cfg->usb2_ports[4].pre_emp_bit = USB2_HALF_BIT_PRE_EMP;
/* Override SlowSlewRate settings */
cfg->SlowSlewRateForIa = 0;
cfg->SlowSlewRateForGt = 0;
cfg->SlowSlewRateForSa = 0;
break;
default:
break;
}
}