mb/google/brya/var/banshee: Update gpio configuration
Update gpio configuration based on GPIO_0610b.xlsx.
BUG=b:226182106, b:226182090
BRANCH=firmware-brya-14505.B
TEST=FW_NAME=banshee emerge-brya coreboot chromeos-bootimage
Signed-off-by: Frank Wu <frank_wu@compal.corp-partner.google.com>
Change-Id: I2b447629645690e5e97a17fff25860838f4f3344
Reviewed-on: https://review.coreboot.org/c/coreboot/+/65125
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
Reviewed-by: Dtrain Hsu <dtrain_hsu@compal.corp-partner.google.com>
diff --git a/src/mainboard/google/brya/variants/banshee/gpio.c b/src/mainboard/google/brya/variants/banshee/gpio.c
index ae37c90..f648453 100644
--- a/src/mainboard/google/brya/variants/banshee/gpio.c
+++ b/src/mainboard/google/brya/variants/banshee/gpio.c
@@ -43,7 +43,8 @@
/* B0 : SOC_VID0 */
/* B1 : SOC_VID1 */
- /* B2 : VRALERT# ==> M2_SSD_PLA_L */
+ /* B2 : VRALERT# ==> NC */
+ PAD_NC_LOCK(GPP_B2, NONE, LOCK_CONFIG),
/* B3 : PROC_GP2 ==> NC */
PAD_NC_LOCK(GPP_B3, NONE, LOCK_CONFIG),
/* B4 : PROC_GP3 ==> SSD_PERST_L */
@@ -51,6 +52,10 @@
PAD_NC_LOCK(GPP_B5, NONE, LOCK_CONFIG),
/* B6 : ISH_I2C0_SCL ==> NC */
PAD_NC_LOCK(GPP_B6, NONE, LOCK_CONFIG),
+ /* B7 : ISH_12C1_SDA ==> NC */
+ PAD_NC_LOCK(GPP_B7, NONE, LOCK_CONFIG),
+ /* B8 : ISH_I2C1_SCL ==> NC */
+ PAD_NC_LOCK(GPP_B8, NONE, LOCK_CONFIG),
/* B9 : NC */
/* B10 : NC */
/* B11 : PMCALERT# ==> EN_PP3300_WLAN */
@@ -78,8 +83,10 @@
/* C4 : SML0DATA ==> NC */
PAD_NC(GPP_C4, NONE),
/* C5 : SML0ALERT# ==> GPP_C5_BOOT_STRAP0 */
- /* C6 : SML1CLK ==> USI_REPORT_EN */
- /* C7 : SML1DATA ==> USI_INT */
+ /* C6 : SML1CLK ==> NC */
+ PAD_NC(GPP_C6, NONE),
+ /* C7 : SML1DATA ==> NC */
+ PAD_NC(GPP_C7, NONE),
/* D0 : ISH_GP0 ==> NC */
PAD_NC_LOCK(GPP_D0, NONE, LOCK_CONFIG),
@@ -189,7 +196,8 @@
PAD_NC(GPP_F21, NONE),
/* F22 : NC ==> MIC_SW */
PAD_CFG_GPI_GPIO_DRIVER(GPP_F22, NONE, DEEP),
- /* F23 : NC */
+ /* F23 : V1P05_CTRL ==> V1P05EXT_CTRL */
+ PAD_CFG_NF(GPP_F23, NONE, DEEP, NF1),
/* H0 : GPPH0_BOOT_STRAP1 */
/* H1 : GPPH1_BOOT_STRAP2 */
@@ -208,8 +216,8 @@
/* H10 : UART0_RXD ==> UART_PCH_RX_DBG_TX */
/* H12 : I2C7_SDA ==> NC */
PAD_NC_LOCK(GPP_H12, NONE, LOCK_CONFIG),
- /* H13 : I2C7_SCL ==> EN_PP3300_TCHSCR */
- PAD_CFG_GPO_LOCK(GPP_H13, 1, LOCK_CONFIG),
+ /* H13 : I2C7_SCL ==> NC */
+ PAD_NC_LOCK(GPP_H13, NONE, LOCK_CONFIG),
/* H14 : NC */
/* H15 : DDPB_CTRLCLK ==> NC */
PAD_NC(GPP_H15, NONE),
@@ -254,6 +262,9 @@
PAD_NC(GPP_S5, NONE),
/* S6 : SNDW3_CLK ==> DMIC_CLK0_R */
/* S7 : SNDW3_DATA ==> DMIC_DATA0_R */
+
+ /* GPD11: LANPHYC ==> NC */
+ PAD_NC(GPD11, NONE),
};
/* Early pad configuration in bootblock */