Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
2bc4b934c35ca14ab1243c19dc6fa27688feefdb
/
.
/
src
/
soc
/
intel
/
tigerlake
tree: e3e6ecd0d3fd7bb2c85560069ec069e3faac8ad6 [
path history
]
[
tgz
]
acpi/
bootblock/
include/
romstage/
acpi.c
chip.c
chip.h
chipset.cb
chipset_pch_h.cb
cpu.c
crashlog_lib.c
elog.c
espi.c
finalize.c
fsp_params.c
gpio.c
gpio_pch_h.c
graphics.c
gspi.c
i2c.c
Kconfig
lockdown.c
lpm.c
Makefile.mk
meminit.c
p2sb.c
pcie_rp.c
pmc.c
pmutil.c
reset.c
retimer.c
smihandler.c
soundwire.c
spi.c
systemagent.c
tcss.c
uart.c
xhci.c