Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
292afef2fbb5eaf46dd3efa0c9a54c125f71ad1a
/
.
/
src
/
soc
/
intel
/
alderlake
tree: 391078e83484f739b0b07309b47c1b82db5013f8 [
path history
]
[
tgz
]
bootblock/
include/
romstage/
chip.h
espi.c
Kconfig
Makefile.inc
meminit.c
p2sb.c
reset.c