Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
21fbc08d4b3f99ca606dc1b9e12bcffef65bfb50
/
.
/
src
/
cpu
/
via
/
c7
/
Makefile.inc
blob: 417d76275185bddba20cae3fcc58800662eede4e [
file
] [
log
] [
blame
]
subdirs
-
y
+=
../../
x86
/
tsc
subdirs
-
y
+=
../../
x86
/
mtrr
subdirs
-
y
+=
../../
x86
/
lapic
subdirs
-
y
+=
../../
x86
/
cache
subdirs
-
y
+=
../../
x86
/
smm
subdirs
-
y
+=
../../
intel
/
microcode
ramstage
-
y
+=
c7_init
.
c
cpu_incs
+=
$
(
src
)/
cpu
/
via
/
car
/
cache_as_ram
.
inc