Gitiles
Code Review
Sign In
review.coreboot.org
/
coreboot
/
0d19289e840f9c711f50a74437d1b3856222db03
/
.
/
src
/
soc
/
intel
/
xeon_sp
/
spr
tree: 335a76191b185e7f8f2858e437b2bcb3bde38f50 [
path history
]
[
tgz
]
acpi/
include/
chip.c
chip.h
chipset.cb
cpu.c
crashlog.c
ddr.c
hob_display.c
ioat.c
Kconfig
Makefile.mk
numa.c
ramstage.c
reset.c
romstage.c
soc_acpi.c
soc_util.c
upd_display.c
xhci.c