diff --git a/asus/kfsn4-dre/4.5-1343-g8e07900/2017-03-18T15_54_08Z/coreboot_console.txt b/asus/kfsn4-dre/4.5-1343-g8e07900/2017-03-18T15_54_08Z/coreboot_console.txt
new file mode 100644
index 0000000..7fd36ee
--- /dev/null
+++ b/asus/kfsn4-dre/4.5-1343-g8e07900/2017-03-18T15_54_08Z/coreboot_console.txt
@@ -0,0 +1,2023 @@
+
+
+coreboot-4.5-1343-g8e07900-dirty-RAPTOR-NORMAL Sat Mar 18 15:54:08 UTC 2017 romstage starting...
+BSP Family_Model: 00100f21
+*sysinfo range: [000c4d20,000c7634]
+bsp_apicid = 00
+cpu_init_detectedx = 00000000
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'microcode_amd.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS:  Unmatched 'cmos_layout.bin' at 140
+CBFS: Checking offset c00
+CBFS: File @ offset c00 size 18
+CBFS:  Unmatched '' at c00
+CBFS: Checking offset c40
+CBFS: File @ offset c40 size 2644
+CBFS:  Unmatched 'fallback/dsdt.aml' at c40
+CBFS: Checking offset 3300
+CBFS: File @ offset 3300 size 318c
+CBFS: Found @ offset 3300 size 318c
+[microcode] patch id to apply = 0x01000084
+[microcode] updated to patch id = 0x01000084 success
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'microcode_amd_fam15h.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS:  Unmatched 'cmos_layout.bin' at 140
+CBFS: Checking offset c00
+CBFS: File @ offset c00 size 18
+CBFS:  Unmatched '' at c00
+CBFS: Checking offset c40
+CBFS: File @ offset c40 size 2644
+CBFS:  Unmatched 'fallback/dsdt.aml' at c40
+CBFS: Checking offset 3300
+CBFS: File @ offset 3300 size 318c
+CBFS:  Unmatched 'microcode_amd.bin' at 3300
+CBFS: Checking offset 6500
+CBFS: File @ offset 6500 size 14a84
+CBFS:  Unmatched 'fallback/romstage' at 6500
+CBFS: Checking offset 1b000
+CBFS: File @ offset 1b000 size 10068
+CBFS:  Unmatched 'fallback/ramstage' at 1b000
+CBFS: Checking offset 2b0c0
+CBFS: File @ offset 2b0c0 size da59
+CBFS:  Unmatched 'fallback/payload' at 2b0c0
+CBFS: Checking offset 38b80
+CBFS: File @ offset 38b80 size 11000
+CBFS:  Unmatched 'pci14e4,1659.rom' at 38b80
+CBFS: Checking offset 49c00
+CBFS: File @ offset 49c00 size 177b4
+CBFS:  Unmatched 'normal/romstage' at 49c00
+CBFS: Checking offset 61440
+CBFS: File @ offset 61440 size 11547
+CBFS:  Unmatched 'normal/ramstage' at 61440
+CBFS: Checking offset 729c0
+CBFS: File @ offset 729c0 size 29a
+CBFS:  Unmatched 'config' at 729c0
+CBFS: Checking offset 72cc0
+CBFS: File @ offset 72cc0 size 24e
+CBFS:  Unmatched 'revision' at 72cc0
+CBFS: Checking offset 72f80
+CBFS: File @ offset 72f80 size 2687
+CBFS:  Unmatched 'normal/dsdt.aml' at 72f80
+CBFS: Checking offset 75640
+CBFS: File @ offset 75640 size f5e4
+CBFS:  Unmatched 'normal/payload' at 75640
+CBFS: Checking offset 84c80
+CBFS: File @ offset 84c80 size 62d
+CBFS:  Unmatched 'payload_config' at 84c80
+CBFS: Checking offset 85300
+CBFS: File @ offset 85300 size ef
+CBFS:  Unmatched 'payload_revision' at 85300
+CBFS: Checking offset 85440
+CBFS: File @ offset 85440 size 1ec4
+CBFS: Found @ offset 85440 size 1ec4
+POST: 0x33
+cpuSetAMDMSR  done
+POST: 0x34
+Enter amd_ht_init
+AMD_CB_EventNotify: HARDWARE FAULT: HT_EVENT_HW_SYNCHFLOOD
+ event class: 03
+ eve
+
+*** Log truncated, 17635 characters dropped. ***
+
+POST: 0x41
+amdmct_cbmem_store_info: Storing AMDMCT configuration in CBMEM
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+disable_spd()
+enable_msi_mapping()
+prepare_romstage_ramstack: Prepare CAR migration and stack regions...memset_:  Fill [003fd000-003fffff] ...prepare_romstage_ramstack:  Done
+post_cache_as_ram: Copying data from cache to RAM...memcpy_:  Copy [000c4c00-000c763f] to [003fd5c0 - 003fffff] ...post_cache_as_ram:  Done
+post_cache_as_ram: Verifying data integrity in RAM...memcmp_:  Compare [000c4c00-000c763f] with [003fd5c0 - 003fffff] ...post_cache_as_ram:  Done
+post_cache_as_ram: Switching to use RAM as stack...cache_as_ram_new_stack: Disabling cache as RAM now
+prepare_ramstage_region: Prepare ramstage memory region...prepare_ramstage_region:  Done
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'normal/ramstage'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS:  Unmatched 'cmos_layout.bin' at 140
+CBFS: Checking offset c00
+CBFS: File @ offset c00 size 18
+CBFS:  Unmatched '' at c00
+CBFS: Checking offset c40
+CBFS: File @ offset c40 size 2644
+CBFS:  Unmatched 'fallback/dsdt.aml' at c40
+CBFS: Checking offset 3300
+CBFS: File @ offset 3300 size 318c
+CBFS:  Unmatched 'microcode_amd.bin' at 3300
+CBFS: Checking offset 6500
+CBFS: File @ offset 6500 size 14a84
+CBFS:  Unmatched 'fallback/romstage' at 6500
+CBFS: Checking offset 1b000
+CBFS: File @ offset 1b000 size 10068
+CBFS:  Unmatched 'fallback/ramstage' at 1b000
+CBFS: Checking offset 2b0c0
+CBFS: File @ offset 2b0c0 size da59
+CBFS:  Unmatched 'fallback/payload' at 2b0c0
+CBFS: Checking offset 38b80
+CBFS: File @ offset 38b80 size 11000
+CBFS:  Unmatched 'pci14e4,1659.rom' at 38b80
+CBFS: Checking offset 49c00
+CBFS: File @ offset 49c00 size 177b4
+CBFS:  Unmatched 'normal/romstage' at 49c00
+CBFS: Checking offset 61440
+CBFS: File @ offset 61440 size 11547
+CBFS: Found @ offset 61440 size 11547
+
+
+coreboot-4.5-1343-g8e07900-dirty-RAPTOR-NORMAL Sat Mar 18 15:54:08 UTC 2017 ramstage starting...
+POST: 0x39
+Moving GDT to bfffe9e0...ok
+POST: 0x80
+POST: 0x70
+BS: BS_PRE_DEVICE times (us): entry 0 run 0 exit 0
+POST: 0x71
+BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 3 exit 0
+POST: 0x72
+Enumerating buses...
+Show all devs... Before device enumeration.
+Root Device: enabled 1
+CPU_CLUSTER: 0: enabled 1
+APIC: 00: enabled 1
+DOMAIN: 0000: enabled 1
+PCI: 00:18.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:01.0: enabled 1
+PNP: 002e.0: enabled 1
+PNP: 002e.1: enabled 0
+PNP: 002e.2: enabled 1
+PNP: 002e.3: enabled 1
+PNP: 002e.5: enabled 1
+PNP: 002e.7: enabled 0
+PNP: 002e.8: enabled 0
+PNP: 002e.9: enabled 1
+PNP: 002e.a: enabled 0
+PNP: 002e.b: enabled 1
+PCI: 00:01.1: enabled 1
+I2C: 00:50: enabled 1
+I2C: 00:51: enabled 1
+I2C: 00:52: enabled 1
+I2C: 00:53: enabled 1
+I2C: 00:54: enabled 1
+I2C: 00:55: enabled 1
+I2C: 00:56: enabled 1
+I2C: 00:57: enabled 1
+I2C: 00:2f: enabled 1
+PCI: 00:02.0: enabled 1
+PCI: 00:02.1: enabled 1
+PCI: 00:04.0: enabled 0
+PCI: 00:04.1: enabled 0
+PCI: 00:06.0: enabled 1
+PCI: 00:07.0: enabled 1
+PCI: 00:08.0: enabled 1
+PCI: 00:09.0: enabled 1
+PCI: 00:04.0: enabled 1
+PCI: 00:0a.0: enabled 0
+PCI: 00:0b.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:0c.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:0d.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:0e.0: enabled 1
+PCI: 00:0f.0: enabled 0
+PCI: 00:18.1: enabled 1
+PCI: 00:18.2: enabled 1
+PCI: 00:18.3: enabled 1
+PCI: 00:18.4: enabled 1
+PCI: 00:19.0: enabled 1
+PCI: 00:19.1: enabled 1
+PCI: 00:19.2: enabled 1
+PCI: 00:19.3: enabled 1
+PCI: 00:19.4: enabled 1
+Compare with tree...
+Root Device: enabled 1
+ CPU_CLUSTER: 0: enabled 1
+  APIC: 00: enabled 1
+ DOMAIN: 0000: enabled 1
+  PCI: 00:18.0: enabled 1
+   PCI: 00:00.0: enabled 1
+   PCI: 00:01.0: enabled 1
+    PNP: 002e.0: enabled 1
+    PNP: 002e.1: enabled 0
+    PNP: 002e.2: enabled 1
+    PNP: 002e.3: enabled 1
+    PNP: 002e.5: enabled 1
+    PNP: 002e.7: enabled 0
+    PNP: 002e.8: enabled 0
+    PNP: 002e.9: enabled 1
+    PNP: 002e.a: enabled 0
+    PNP: 002e.b: enabled 1
+   PCI: 00:01.1: enabled 1
+    I2C: 00:50: enabled 1
+    I2C: 00:51: enabled 1
+    I2C: 00:52: enabled 1
+    I2C: 00:53: enabled 1
+    I2C: 00:54: enabled 1
+    I2C: 00:55: enabled 1
+    I2C: 00:56: enabled 1
+    I2C: 00:57: enabled 1
+    I2C: 00:2f: enabled 1
+   PCI: 00:02.0: enabled 1
+   PCI: 00:02.1: enabled 1
+   PCI: 00:04.0: enabled 0
+   PCI: 00:04.1: enabled 0
+   PCI: 00:06.0: enabled 1
+   PCI: 00:07.0: enabled 1
+   PCI: 00:08.0: enabled 1
+   PCI: 00:09.0: enabled 1
+    PCI: 00:04.0: enabled 1
+   PCI: 00:0a.0: enabled 0
+   PCI: 00:0b.0: enabled 1
+    PCI: 00:00.0: enabled 1
+   PCI: 00:0c.0: enabled 1
+    PCI: 00:00.0: enabled 1
+   PCI: 00:0d.0: enabled 1
+    PCI: 00:00.0: enabled 1
+   PCI: 00:0e.0: enabled 1
+   PCI: 00:0f.0: enabled 0
+  PCI: 00:18.1: enabled 1
+  PCI: 00:18.2: enabled 1
+  PCI: 00:18.3: enabled 1
+  PCI: 00:18.4: enabled 1
+  PCI: 00:19.0: enabled 1
+  PCI: 00:19.1: enabled 1
+  PCI: 00:19.2: enabled 1
+  PCI: 00:19.3: enabled 1
+  PCI: 00:19.4: enabled 1
+Root Device scanning...
+root_dev_scan_bus for Root Device
+setup_bsp_ramtop, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
+setup_bsp_ramtop, TOP MEM2: msr.lo = 0x80000000, msr.hi = 0x00000001
+CPU_CLUSTER: 0 enabled
+DOMAIN: 0000 enabled
+CPU_CLUSTER: 0 scanning...
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+WARNING: No CMOS option 'compute_unit_siblings'.
+  PCI: 00:18.3 siblings=3
+CPU: APIC: 00 enabled
+CPU: APIC: 01 enabled
+CPU: APIC: 02 enabled
+CPU: APIC: 03 enabled
+  PCI: 00:19.3 siblings=3
+CPU: APIC: 04 enabled
+CPU: APIC: 05 enabled
+CPU: APIC: 06 enabled
+CPU: APIC: 07 enabled
+scan_bus: scanning of bus CPU_CLUSTER: 0 took 582 usecs
+DOMAIN: 0000 scanning...
+PCI: pci_scan_bus for bus 00
+POST: 0x24
+PCI: 00:18.0 [1022/1200] bus ops
+PCI: 00:18.0 [1022/1200] enabled
+PCI: 00:18.1 [1022/1201] enabled
+PCI: 00:18.2 [1022/1202] enabled
+PCI: 00:18.3 [1022/1203] ops
+PCI: 00:18.3 [1022/1203] enabled
+PCI: 00:18.4 [1022/1204] ops
+PCI: 00:18.4 [1022/1204] enabled
+PCI: 00:19.0 [1022/1200] bus ops
+PCI: 00:19.0 [1022/1200] enabled
+PCI: 00:19.1 [1022/1201] enabled
+PCI: 00:19.2 [1022/1202] enabled
+PCI: 00:19.3 [1022/1203] ops
+PCI: 00:19.3 [1022/1203] enabled
+PCI: 00:19.4 [1022/1204] ops
+PCI: 00:19.4 [1022/1204] enabled
+POST: 0x25
+PCI: 00:18.0 scanning...
+do_hypertransport_scan_chain for bus 00
+PCI: 00:00.0 [10de/005e] ops
+PCI: 00:00.0 [10de/005e] enabled
+Capability: type 0x08 @ 0x44
+flags: 0x01e0
+PCI: 00:00.0 count: 000f static_count: 0010
+PCI: 00:00.0 [10de/005e] enabled next_unitid: 0010
+PCI: pci_scan_bus for bus 00
+POST: 0x24
+PCI: 00:00.0 [10de/005e] enabled
+PCI: 00:01.0 [10de/0051] bus ops
+PCI: 00:01.0 [10de/0051] enabled
+PCI: 00:01.1 [10de/0052] bus ops
+PCI: 00:01.1 [10de/0052] enabled
+PCI: 00:02.0 [10de/005a] ops
+PCI: 00:02.0 [10de/005a] enabled
+PCI: 00:02.1 [10de/005b] ops
+PCI: 00:02.1 [10de/005b] enabled
+PCI: 00:04.0 [10de/0059] ops
+PCI: 00:04.0 [10de/0059] disabled
+PCI: 00:04.1 [10de/0058] ops
+PCI: 00:04.1 [10de/0058] disabled
+PCI: 00:06.0 [10de/0053] ops
+PCI: 00:06.0 [10de/0053] enabled
+PCI: 00:07.0 [10de/0054] ops
+PCI: 00:07.0 [10de/0054] enabled
+PCI: 00:08.0 [10de/0055] ops
+PCI: 00:08.0 [10de/0055] enabled
+PCI: 00:09.0 [10de/005c] bus ops
+PCI: 00:09.0 [10de/005c] enabled
+PCI: 00:0b.0 [10de/005d] bus ops
+PCI: 00:0b.0 [10de/005d] enabled
+PCI: 00:0c.0 [10de/005d] bus ops
+PCI: 00:0c.0 [10de/005d] enabled
+PCI: 00:0d.0 [10de/005d] bus ops
+PCI: 00:0d.0 [10de/005d] enabled
+PCI: 00:0e.0 [10de/005d] bus ops
+PCI: 00:0e.0 [10de/005d] enabled
+POST: 0x25
+PCI: 00:01.0 scanning...
+scan_lpc_bus for PCI: 00:01.0
+PNP: 002e.0 enabled
+PNP: 002e.1 disabled
+PNP: 002e.2 enabled
+PNP: 002e.3 enabled
+PNP: 002e.5 enabled
+PNP: 002e.7 disabled
+PNP: 002e.8 disabled
+PNP: 002e.9 enabled
+PNP: 002e.a disabled
+PNP: 002e.b enabled
+scan_lpc_bus for PCI: 00:01.0 done
+scan_bus: scanning of bus PCI: 00:01.0 took 89 usecs
+PCI: 00:01.1 scanning...
+scan_generic_bus for PCI: 00:01.1
+bus: PCI: 00:01.1[0]->I2C: 01:50 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:51 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:52 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:53 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:54 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:55 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:56 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:57 enabled
+bus: PCI: 00:01.1[0]->I2C: 01:2f enabled
+scan_generic_bus for PCI: 00:01.1 done
+scan_bus: scanning of bus PCI: 00:01.1 took 18 usecs
+PCI: 00:09.0 scanning...
+do_pci_scan_bridge for PCI: 00:09.0
+PCI: pci_scan_bus for bus 01
+POST: 0x24
+PCI: 01:04.0 [18ca/0020] ops
+PCI: 01:04.0 [18ca/0020] enabled
+POST: 0x25
+POST: 0x55
+scan_bus: scanning of bus PCI: 00:09.0 took 31 usecs
+PCI: 00:0b.0 scanning...
+do_pci_scan_bridge for PCI: 00:0b.0
+PCI: pci_scan_bus for bus 02
+POST: 0x24
+PCI: 02:00.0 [14e4/1659] enabled
+POST: 0x25
+POST: 0x55
+scan_bus: scanning of bus PCI: 00:0b.0 took 26 usecs
+PCI: 00:0c.0 scanning...
+do_pci_scan_bridge for PCI: 00:0c.0
+PCI: pci_scan_bus for bus 03
+POST: 0x24
+PCI: 03:00.0 [14e4/1659] enabled
+POST: 0x25
+POST: 0x55
+scan_bus: scanning of bus PCI: 00:0c.0 took 26 usecs
+PCI: 00:0d.0 scanning...
+do_pci_scan_bridge for PCI: 00:0d.0
+PCI: pci_scan_bus for bus 04
+POST: 0x24
+PCI: Static device PCI: 04:00.0 not found, disabling it.
+POST: 0x25
+POST: 0x55
+scan_bus: scanning of bus PCI: 00:0d.0 took 26 usecs
+PCI: 00:0e.0 scanning...
+do_pci_scan_bridge for PCI: 00:0e.0
+PCI: pci_scan_bus for bus 05
+POST: 0x24
+POST: 0x25
+POST: 0x55
+scan_bus: scanning of bus PCI: 00:0e.0 took 22 usecs
+POST: 0x55
+scan_bus: scanning of bus PCI: 00:18.0 took 374 usecs
+PCI: 00:19.0 scanning...
+scan_bus: scanning of bus PCI: 00:19.0 took 2 usecs
+POST: 0x55
+DOMAIN: 0000 passpw: enabled
+DOMAIN: 0000 passpw: enabled
+scan_bus: scanning of bus DOMAIN: 0000 took 439 usecs
+root_dev_scan_bus for Root Device done
+scan_bus: scanning of bus Root Device took 1032 usecs
+done
+BS: BS_DEV_ENUMERATE times (us): entry 0 run 1147 exit 0
+POST: 0x73
+found VGA at PCI: 01:04.0
+Setting up VGA for PCI: 01:04.0
+Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:09.0
+Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
+Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
+Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
+Allocating resources...
+Reading resources...
+Root Device read_resources bus 0 link: 0
+CPU_CLUSTER: 0 read_resources bus 0 link: 0
+CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
+Adding PCIe enhanced config space BAR 0xc0000000-0xd0000000.
+DOMAIN: 0000 read_resources bus 0 link: 0
+PCI: 00:18.0 read_resources bus 0 link: 1
+PCI: 00:01.0 read_resources bus 0 link: 0
+PCI: 00:01.0 read_resources bus 0 link: 0 done
+PCI: 00:01.1 read_resources bus 1 link: 0
+I2C: 01:50 missing read_resources
+I2C: 01:51 missing read_resources
+I2C: 01:52 missing read_resources
+I2C: 01:53 missing read_resources
+I2C: 01:54 missing read_resources
+I2C: 01:55 missing read_resources
+I2C: 01:56 missing read_resources
+I2C: 01:57 missing read_resources
+PCI: 00:01.1 read_resources bus 1 link: 0 done
+PCI: 00:01.1 read_resources bus 2 link: 1
+PCI: 00:01.1 read_resources bus 2 link: 1 done
+PCI: 00:09.0 read_resources bus 1 link: 0
+PCI: 00:09.0 read_resources bus 1 link: 0 done
+PCI: 00:0b.0 read_resources bus 2 link: 0
+PCI: 00:0b.0 read_resources bus 2 link: 0 done
+PCI: 00:0c.0 read_resources bus 3 link: 0
+PCI: 00:0c.0 read_resources bus 3 link: 0 done
+PCI: 00:0d.0 read_resources bus 4 link: 0
+PCI: 00:0d.0 read_resources bus 4 link: 0 done
+PCI: 00:0e.0 read_resources bus 5 link: 0
+PCI: 00:0e.0 read_resources bus 5 link: 0 done
+PCI: 00:18.0 read_resources bus 0 link: 1 done
+PCI: 00:18.0 read_resources bus 0 link: 0
+PCI: 00:18.0 read_resources bus 0 link: 0 done
+PCI: 00:18.0 read_resources bus 0 link: 2
+PCI: 00:18.0 read_resources bus 0 link: 2 done
+PCI: 00:18.0 read_resources bus 0 link: 3
+PCI: 00:18.0 read_resources bus 0 link: 3 done
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+PCI: 00:18.4 read_resources bus 0 link: 0
+PCI: 00:18.4 read_resources bus 0 link: 0 done
+PCI: 00:18.4 read_resources bus 0 link: 1
+PCI: 00:18.4 read_resources bus 0 link: 1 done
+PCI: 00:18.4 read_resources bus 0 link: 2
+PCI: 00:18.4 read_resources bus 0 link: 2 done
+PCI: 00:18.4 read_resources bus 0 link: 3
+PCI: 00:18.4 read_resources bus 0 link: 3 done
+PCI: 00:19.0 read_resources bus 0 link: 0
+PCI: 00:19.0 read_resources bus 0 link: 0 done
+PCI: 00:19.0 read_resources bus 0 link: 1
+PCI: 00:19.0 read_resources bus 0 link: 1 done
+PCI: 00:19.0 read_resources bus 0 link: 2
+PCI: 00:19.0 read_resources bus 0 link: 2 done
+PCI: 00:19.0 read_resources bus 0 link: 3
+PCI: 00:19.0 read_resources bus 0 link: 3 done
+PCI: 00:19.4 read_resources bus 0 link: 0
+PCI: 00:19.4 read_resources bus 0 link: 0 done
+PCI: 00:19.4 read_resources bus 0 link: 1
+PCI: 00:19.4 read_resources bus 0 link: 1 done
+PCI: 00:19.4 read_resources bus 0 link: 2
+PCI: 00:19.4 read_resources bus 0 link: 2 done
+PCI: 00:19.4 read_resources bus 0 link: 3
+PCI: 00:19.4 read_resources bus 0 link: 3 done
+DOMAIN: 0000 read_resources bus 0 link: 0 done
+Root Device read_resources bus 0 link: 0 done
+Done reading resources.
+Show resources in subtree (Root Device)...After reading.
+ Root Device child on link 0 CPU_CLUSTER: 0
+  CPU_CLUSTER: 0 child on link 0 APIC: 00
+   APIC: 00
+   APIC: 01
+   APIC: 02
+   APIC: 03
+   APIC: 04
+   APIC: 05
+   APIC: 06
+   APIC: 07
+  DOMAIN: 0000 child on link 0 PCI: 00:18.0
+  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
+  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
+  DOMAIN: 0000 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
+  DOMAIN: 0000 resource base 0 size c0000000 align 0 gran 0 limit 0 flags e0004200 index 7
+   PCI: 00:18.0 child on link 0 PCI: 00:00.0
+   PCI: 00:18.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80100 index 110d8
+   PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 81200 index 110b8
+   PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 80200 index 110b0
+    PCI: 00:00.0
+    PCI: 00:01.0 child on link 0 PNP: 002e.0
+    PCI: 00:01.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 10
+    PCI: 00:01.0 resource base fec00000 size 1000 align 12 gran 12 limit ffffffff flags c0000200 index 14
+    PCI: 00:01.0 resource base fed00000 size 1000 align 12 gran 12 limit ffffffff flags c0000200 index 44
+    PCI: 00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 60
+    PCI: 00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 64
+    PCI: 00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 68
+    PCI: 00:01.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
+    PCI: 00:01.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
+     PNP: 002e.0
+     PNP: 002e.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
+     PNP: 002e.0 resource base 6 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+     PNP: 002e.0 resource base 2 size 1 align 0 gran 0 limit 0 flags c0000800 index 74
+     PNP: 002e.1
+     PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
+     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
+     PNP: 002e.2
+     PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
+     PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+     PNP: 002e.3
+     PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
+     PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+     PNP: 002e.3 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000500 index f1
+     PNP: 002e.5
+     PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 60
+     PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 62
+     PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+     PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
+     PNP: 002e.5 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+     PNP: 002e.7
+     PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
+     PNP: 002e.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
+     PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+     PNP: 002e.8
+     PNP: 002e.9
+     PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 30
+     PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+     PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f1
+     PNP: 002e.a
+     PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+     PNP: 002e.b
+     PNP: 002e.b resource base 290 size 8 align 3 gran 3 limit fff flags c0000100 index 60
+     PNP: 002e.b resource base 5 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+    PCI: 00:01.1 child on link 0 I2C: 01:50
+    PCI: 00:01.1 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 10
+    PCI: 00:01.1 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
+    PCI: 00:01.1 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 24
+     I2C: 01:50
+     I2C: 01:51
+     I2C: 01:52
+     I2C: 01:53
+     I2C: 01:54
+     I2C: 01:55
+     I2C: 01:56
+     I2C: 01:57
+     I2C: 01:2f
+    PCI: 00:02.0
+    PCI: 00:02.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
+    PCI: 00:02.1
+    PCI: 00:02.1 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
+    PCI: 00:04.0
+    PCI: 00:04.1
+    PCI: 00:06.0
+    PCI: 00:06.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
+    PCI: 00:07.0
+    PCI: 00:07.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
+    PCI: 00:07.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
+    PCI: 00:07.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
+    PCI: 00:07.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
+    PCI: 00:07.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
+    PCI: 00:07.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 24
+    PCI: 00:08.0
+    PCI: 00:08.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
+    PCI: 00:08.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
+    PCI: 00:08.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
+    PCI: 00:08.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
+    PCI: 00:08.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
+    PCI: 00:08.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 24
+    PCI: 00:09.0 child on link 0 PCI: 01:04.0
+    PCI: 00:09.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
+    PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
+    PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+     PCI: 01:04.0
+     PCI: 01:04.0 resource base 0 size 4000000 align 26 gran 26 limit ffffffff flags 1200 index 10
+     PCI: 01:04.0 resource base 0 size 40000 align 18 gran 18 limit ffffffff flags 200 index 14
+     PCI: 01:04.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 18
+    PCI: 00:0a.0
+    PCI: 00:0b.0 child on link 0 PCI: 02:00.0
+    PCI: 00:0b.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+    PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+    PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+     PCI: 02:00.0
+     PCI: 02:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
+    PCI: 00:0c.0 child on link 0 PCI: 03:00.0
+    PCI: 00:0c.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+    PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+    PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+     PCI: 03:00.0
+     PCI: 03:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
+    PCI: 00:0d.0 child on link 0 PCI: 04:00.0
+    PCI: 00:0d.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+    PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+    PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+     PCI: 04:00.0
+    PCI: 00:0e.0
+    PCI: 00:0e.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+    PCI: 00:0e.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+    PCI: 00:0e.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+    PCI: 00:0f.0
+   PCI: 00:18.1
+   PCI: 00:18.2
+   PCI: 00:18.3
+   PCI: 00:18.4
+   PCI: 00:19.0
+   PCI: 00:19.1
+   PCI: 00:19.2
+   PCI: 00:19.3
+   PCI: 00:19.4
+DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
+PCI: 00:18.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
+PCI: 00:09.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
+PCI: 01:04.0 18 *  [0x0 - 0x7f] io
+PCI: 00:09.0 io: base: 80 size: 1000 align: 12 gran: 12 limit: ffff done
+PCI: 00:0b.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0b.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:0c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:0d.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0d.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:0e.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0e.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:09.0 1c *  [0x0 - 0xfff] io
+PCI: 00:01.0 60 *  [0x1000 - 0x10ff] io
+PCI: 00:01.0 64 *  [0x1400 - 0x14ff] io
+PCI: 00:01.0 68 *  [0x1800 - 0x18ff] io
+PCI: 00:01.0 10 *  [0x1c00 - 0x1c7f] io
+PCI: 00:01.1 20 *  [0x1c80 - 0x1cbf] io
+PCI: 00:01.1 24 *  [0x1cc0 - 0x1cff] io
+PCI: 00:01.1 10 *  [0x2000 - 0x201f] io
+PCI: 00:06.0 20 *  [0x2020 - 0x202f] io
+PCI: 00:07.0 20 *  [0x2030 - 0x203f] io
+PCI: 00:08.0 20 *  [0x2040 - 0x204f] io
+PCI: 00:07.0 10 *  [0x2050 - 0x2057] io
+PCI: 00:07.0 18 *  [0x2058 - 0x205f] io
+PCI: 00:08.0 10 *  [0x2060 - 0x2067] io
+PCI: 00:08.0 18 *  [0x2068 - 0x206f] io
+PCI: 00:07.0 14 *  [0x2070 - 0x2073] io
+PCI: 00:07.0 1c *  [0x2074 - 0x2077] io
+PCI: 00:08.0 14 *  [0x2078 - 0x207b] io
+PCI: 00:08.0 1c *  [0x207c - 0x207f] io
+PCI: 00:18.0 io: base: 2080 size: 3000 align: 12 gran: 12 limit: ffff done
+PCI: 00:18.0 110d8 *  [0x0 - 0x2fff] io
+DOMAIN: 0000 io: base: 3000 size: 3000 align: 12 gran: 0 limit: ffff done
+DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
+PCI: 00:18.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffff
+PCI: 00:09.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 01:04.0 10 *  [0x0 - 0x3ffffff] prefmem
+PCI: 00:09.0 prefmem: base: 4000000 size: 4000000 align: 26 gran: 20 limit: ffffffff done
+PCI: 00:0b.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0b.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:0c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:0d.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0d.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:0e.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0e.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:09.0 24 *  [0x0 - 0x3ffffff] prefmem
+PCI: 00:18.0 prefmem: base: 4000000 size: 4000000 align: 26 gran: 20 limit: ffffffff done
+PCI: 00:18.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffff
+PCI: 00:09.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 01:04.0 14 *  [0x0 - 0x3ffff] mem
+PCI: 00:09.0 mem: base: 40000 size: 100000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0b.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 02:00.0 10 *  [0x0 - 0xffff] mem
+PCI: 00:0b.0 mem: base: 10000 size: 100000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0c.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 03:00.0 10 *  [0x0 - 0xffff] mem
+PCI: 00:0c.0 mem: base: 10000 size: 100000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0d.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 00:0d.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0e.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 00:0e.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:09.0 20 *  [0x0 - 0xfffff] mem
+PCI: 00:0b.0 20 *  [0x100000 - 0x1fffff] mem
+PCI: 00:0c.0 20 *  [0x200000 - 0x2fffff] mem
+PCI: 00:02.0 10 *  [0x300000 - 0x300fff] mem
+PCI: 00:07.0 24 *  [0x301000 - 0x301fff] mem
+PCI: 00:08.0 24 *  [0x302000 - 0x302fff] mem
+PCI: 00:02.1 10 *  [0x303000 - 0x3030ff] mem
+PCI: 00:18.0 mem: base: 303100 size: 400000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:18.0 110b8 *  [0x0 - 0x3ffffff] prefmem
+PCI: 00:18.0 110b0 *  [0x4000000 - 0x43fffff] mem
+DOMAIN: 0000 mem: base: 4400000 size: 4400000 align: 26 gran: 0 limit: ffffffff done
+avoid_fixed_resources: DOMAIN: 0000
+avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
+avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
+constrain_resources: DOMAIN: 0000 c0010058 base c0000000 limit cfffffff mem (fixed)
+constrain_resources: DOMAIN: 0000 07 base 00000000 limit bfffffff mem (fixed)
+constrain_resources: PCI: 00:01.0 14 base fec00000 limit fec00fff mem (fixed)
+constrain_resources: PCI: 00:01.0 10000000 base 00000000 limit 00000fff io (fixed)
+avoid_fixed_resources:@DOMAIN: 0000 10000000 base 00001000 limit 0000ffff
+avoid_fixed_resources:@DOMAIN: 0000 10000100 base f8000000 limit febfffff
+Setting resources...
+DOMAIN: 0000 io: base:1000 size:3000 align:12 gran:0 limit:ffff
+PCI: 00:18.0 110d8 *  [0x1000 - 0x3fff] io
+DOMAIN: 0000 io: next_base: 4000 size: 3000 align: 12 gran: 0 done
+PCI: 00:18.0 io: base:1000 size:3000 align:12 gran:12 limit:3fff
+PCI: 00:09.0 1c *  [0x1000 - 0x1fff] io
+PCI: 00:01.0 60 *  [0x2000 - 0x20ff] io
+PCI: 00:01.0 64 *  [0x2400 - 0x24ff] io
+PCI: 00:01.0 68 *  [0x2800 - 0x28ff] io
+PCI: 00:01.0 10 *  [0x2c00 - 0x2c7f] io
+PCI: 00:01.1 20 *  [0x2c80 - 0x2cbf] io
+PCI: 00:01.1 24 *  [0x2cc0 - 0x2cff] io
+PCI: 00:01.1 10 *  [0x3000 - 0x301f] io
+PCI: 00:06.0 20 *  [0x3020 - 0x302f] io
+PCI: 00:07.0 20 *  [0x3030 - 0x303f] io
+PCI: 00:08.0 20 *  [0x3040 - 0x304f] io
+PCI: 00:07.0 10 *  [0x3050 - 0x3057] io
+PCI: 00:07.0 18 *  [0x3058 - 0x305f] io
+PCI: 00:08.0 10 *  [0x3060 - 0x3067] io
+PCI: 00:08.0 18 *  [0x3068 - 0x306f] io
+PCI: 00:07.0 14 *  [0x3070 - 0x3073] io
+PCI: 00:07.0 1c *  [0x3074 - 0x3077] io
+PCI: 00:08.0 14 *  [0x3078 - 0x307b] io
+PCI: 00:08.0 1c *  [0x307c - 0x307f] io
+PCI: 00:18.0 io: next_base: 3080 size: 3000 align: 12 gran: 12 done
+PCI: 00:09.0 io: base:1000 size:1000 align:12 gran:12 limit:1fff
+PCI: 01:04.0 18 *  [0x1000 - 0x107f] io
+PCI: 00:09.0 io: next_base: 1080 size: 1000 align: 12 gran: 12 done
+PCI: 00:0b.0 io: base:3fff size:0 align:12 gran:12 limit:3fff
+PCI: 00:0b.0 io: next_base: 3fff size: 0 align: 12 gran: 12 done
+PCI: 00:0c.0 io: base:3fff size:0 align:12 gran:12 limit:3fff
+PCI: 00:0c.0 io: next_base: 3fff size: 0 align: 12 gran: 12 done
+PCI: 00:0d.0 io: base:3fff size:0 align:12 gran:12 limit:3fff
+PCI: 00:0d.0 io: next_base: 3fff size: 0 align: 12 gran: 12 done
+PCI: 00:0e.0 io: base:3fff size:0 align:12 gran:12 limit:3fff
+PCI: 00:0e.0 io: next_base: 3fff size: 0 align: 12 gran: 12 done
+DOMAIN: 0000 mem: base:f8000000 size:4400000 align:26 gran:0 limit:febfffff
+PCI: 00:18.0 110b8 *  [0xf8000000 - 0xfbffffff] prefmem
+PCI: 00:18.0 110b0 *  [0xfc000000 - 0xfc3fffff] mem
+DOMAIN: 0000 mem: next_base: fc400000 size: 4400000 align: 26 gran: 0 done
+PCI: 00:18.0 prefmem: base:f8000000 size:4000000 align:26 gran:20 limit:fbffffff
+PCI: 00:09.0 24 *  [0xf8000000 - 0xfbffffff] prefmem
+PCI: 00:18.0 prefmem: next_base: fc000000 size: 4000000 align: 26 gran: 20 done
+PCI: 00:09.0 prefmem: base:f8000000 size:4000000 align:26 gran:20 limit:fbffffff
+PCI: 01:04.0 10 *  [0xf8000000 - 0xfbffffff] prefmem
+PCI: 00:09.0 prefmem: next_base: fc000000 size: 4000000 align: 26 gran: 20 done
+PCI: 00:0b.0 prefmem: base:fbffffff size:0 align:20 gran:20 limit:fbffffff
+PCI: 00:0b.0 prefmem: next_base: fbffffff size: 0 align: 20 gran: 20 done
+PCI: 00:0c.0 prefmem: base:fbffffff size:0 align:20 gran:20 limit:fbffffff
+PCI: 00:0c.0 prefmem: next_base: fbffffff size: 0 align: 20 gran: 20 done
+PCI: 00:0d.0 prefmem: base:fbffffff size:0 align:20 gran:20 limit:fbffffff
+PCI: 00:0d.0 prefmem: next_base: fbffffff size: 0 align: 20 gran: 20 done
+PCI: 00:0e.0 prefmem: base:fbffffff size:0 align:20 gran:20 limit:fbffffff
+PCI: 00:0e.0 prefmem: next_base: fbffffff size: 0 align: 20 gran: 20 done
+PCI: 00:18.0 mem: base:fc000000 size:400000 align:20 gran:20 limit:fc3fffff
+PCI: 00:09.0 20 *  [0xfc000000 - 0xfc0fffff] mem
+PCI: 00:0b.0 20 *  [0xfc100000 - 0xfc1fffff] mem
+PCI: 00:0c.0 20 *  [0xfc200000 - 0xfc2fffff] mem
+PCI: 00:02.0 10 *  [0xfc300000 - 0xfc300fff] mem
+PCI: 00:07.0 24 *  [0xfc301000 - 0xfc301fff] mem
+PCI: 00:08.0 24 *  [0xfc302000 - 0xfc302fff] mem
+PCI: 00:02.1 10 *  [0xfc303000 - 0xfc3030ff] mem
+PCI: 00:18.0 mem: next_base: fc303100 size: 400000 align: 20 gran: 20 done
+PCI: 00:09.0 mem: base:fc000000 size:100000 align:20 gran:20 limit:fc0fffff
+PCI: 01:04.0 14 *  [0xfc000000 - 0xfc03ffff] mem
+PCI: 00:09.0 mem: next_base: fc040000 size: 100000 align: 20 gran: 20 done
+PCI: 00:0b.0 mem: base:fc100000 size:100000 align:20 gran:20 limit:fc1fffff
+PCI: 02:00.0 10 *  [0xfc100000 - 0xfc10ffff] mem
+PCI: 00:0b.0 mem: next_base: fc110000 size: 100000 align: 20 gran: 20 done
+PCI: 00:0c.0 mem: base:fc200000 size:100000 align:20 gran:20 limit:fc2fffff
+PCI: 03:00.0 10 *  [0xfc200000 - 0xfc20ffff] mem
+PCI: 00:0c.0 mem: next_base: fc210000 size: 100000 align: 20 gran: 20 done
+PCI: 00:0d.0 mem: base:fc3fffff size:0 align:20 gran:20 limit:fc3fffff
+PCI: 00:0d.0 mem: next_base: fc3fffff size: 0 align: 20 gran: 20 done
+PCI: 00:0e.0 mem: base:fc3fffff size:0 align:20 gran:20 limit:fc3fffff
+PCI: 00:0e.0 mem: next_base: fc3fffff size: 0 align: 20 gran: 20 done
+Root Device assign_resources, bus 0 link: 0
+0: mmio_basek=00300000, basek=00400000, limitk=00500000
+1: mmio_basek=00300000, basek=00500000, limitk=00600000
+DOMAIN: 0000 assign_resources, bus 0 link: 0
+VGA: PCI: 00:18.0 (aka node 0) link 1 has VGA device
+PCI: 00:18.0 111b8 <- [0x00000a0000 - 0x00000bffff] size 0x00020000 gran 0x00 mem <node 0 link 1>
+PCI: 00:18.0 110d8 <- [0x0000001000 - 0x0000003fff] size 0x00003000 gran 0x0c io <node 0 link 1>
+PCI: 00:18.0 110b8 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x14 prefmem <node 0 link 1>
+PCI: 00:18.0 110b0 <- [0x00fc000000 - 0x00fc3fffff] size 0x00400000 gran 0x14 mem <node 0 link 1>
+PCI: 00:18.0 assign_resources, bus 0 link: 1
+PCI: 00:01.0 10 <- [0x0000002c00 - 0x0000002c7f] size 0x00000080 gran 0x07 io
+PCI: 00:01.0 60 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io
+PCI: 00:01.0 64 <- [0x0000002400 - 0x00000024ff] size 0x00000100 gran 0x08 io
+PCI: 00:01.0 68 <- [0x0000002800 - 0x00000028ff] size 0x00000100 gran 0x08 io
+PCI: 00:01.0 assign_resources, bus 0 link: 0
+PNP: 002e.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io
+PNP: 002e.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq
+PNP: 002e.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq
+PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
+PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
+PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
+PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
+PNP: 002e.3 f1 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 io
+PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
+PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
+PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
+PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
+ERROR: PNP: 002e.5 f0 irq size: 0x0000000001 not assigned
+ERROR: PNP: 002e.9 30 irq size: 0x0000000001 not assigned
+ERROR: PNP: 002e.9 f0 irq size: 0x0000000001 not assigned
+ERROR: PNP: 002e.9 f1 irq size: 0x0000000001 not assigned
+PNP: 002e.b 60 <- [0x0000000290 - 0x0000000297] size 0x00000008 gran 0x03 io
+PNP: 002e.b 70 <- [0x0000000005 - 0x0000000005] size 0x00000001 gran 0x00 irq
+PCI: 00:01.0 assign_resources, bus 0 link: 0
+PCI: 00:01.0 14 <- [0x00fec00000 - 0x00fec00fff] size 0x00001000 gran 0x0c mem
+PCI: 00:01.0 44 <- [0x00fed00000 - 0x00fed00fff] size 0x00001000 gran 0x0c mem
+PCI: 00:01.1 10 <- [0x0000003000 - 0x000000301f] size 0x00000020 gran 0x05 io
+PCI: 00:01.1 20 <- [0x0000002c80 - 0x0000002cbf] size 0x00000040 gran 0x06 io
+PCI: 00:01.1 24 <- [0x0000002cc0 - 0x0000002cff] size 0x00000040 gran 0x06 io
+PCI: 00:01.1 assign_resources, bus 1 link: 0
+PCI: 00:01.1 assign_resources, bus 1 link: 0
+PCI: 00:02.0 10 <- [0x00fc300000 - 0x00fc300fff] size 0x00001000 gran 0x0c mem
+PCI: 00:02.1 10 <- [0x00fc303000 - 0x00fc3030ff] size 0x00000100 gran 0x08 mem
+PCI: 00:06.0 20 <- [0x0000003020 - 0x000000302f] size 0x00000010 gran 0x04 io
+PCI: 00:07.0 10 <- [0x0000003050 - 0x0000003057] size 0x00000008 gran 0x03 io
+PCI: 00:07.0 14 <- [0x0000003070 - 0x0000003073] size 0x00000004 gran 0x02 io
+PCI: 00:07.0 18 <- [0x0000003058 - 0x000000305f] size 0x00000008 gran 0x03 io
+PCI: 00:07.0 1c <- [0x0000003074 - 0x0000003077] size 0x00000004 gran 0x02 io
+PCI: 00:07.0 20 <- [0x0000003030 - 0x000000303f] size 0x00000010 gran 0x04 io
+PCI: 00:07.0 24 <- [0x00fc301000 - 0x00fc301fff] size 0x00001000 gran 0x0c mem
+PCI: 00:08.0 10 <- [0x0000003060 - 0x0000003067] size 0x00000008 gran 0x03 io
+PCI: 00:08.0 14 <- [0x0000003078 - 0x000000307b] size 0x00000004 gran 0x02 io
+PCI: 00:08.0 18 <- [0x0000003068 - 0x000000306f] size 0x00000008 gran 0x03 io
+PCI: 00:08.0 1c <- [0x000000307c - 0x000000307f] size 0x00000004 gran 0x02 io
+PCI: 00:08.0 20 <- [0x0000003040 - 0x000000304f] size 0x00000010 gran 0x04 io
+PCI: 00:08.0 24 <- [0x00fc302000 - 0x00fc302fff] size 0x00001000 gran 0x0c mem
+PCI: 00:09.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 01 io
+PCI: 00:09.0 24 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x14 bus 01 prefmem
+PCI: 00:09.0 20 <- [0x00fc000000 - 0x00fc0fffff] size 0x00100000 gran 0x14 bus 01 mem
+PCI: 00:09.0 assign_resources, bus 1 link: 0
+PCI: 01:04.0 10 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a prefmem
+PCI: 01:04.0 14 <- [0x00fc000000 - 0x00fc03ffff] size 0x00040000 gran 0x12 mem
+PCI: 01:04.0 18 <- [0x0000001000 - 0x000000107f] size 0x00000080 gran 0x07 io
+PCI: 00:09.0 assign_resources, bus 1 link: 0
+PCI: 00:0b.0 1c <- [0x0000003fff - 0x0000003ffe] size 0x00000000 gran 0x0c bus 02 io
+PCI: 00:0b.0 24 <- [0x00fbffffff - 0x00fbfffffe] size 0x00000000 gran 0x14 bus 02 prefmem
+PCI: 00:0b.0 20 <- [0x00fc100000 - 0x00fc1fffff] size 0x00100000 gran 0x14 bus 02 mem
+PCI: 00:0b.0 assign_resources, bus 2 link: 0
+PCI: 02:00.0 10 <- [0x00fc100000 - 0x00fc10ffff] size 0x00010000 gran 0x10 mem64
+PCI: 00:0b.0 assign_resources, bus 2 link: 0
+PCI: 00:0c.0 1c <- [0x0000003fff - 0x0000003ffe] size 0x00000000 gran 0x0c bus 03 io
+PCI: 00:0c.0 24 <- [0x00fbffffff - 0x00fbfffffe] size 0x00000000 gran 0x14 bus 03 prefmem
+PCI: 00:0c.0 20 <- [0x00fc200000 - 0x00fc2fffff] size 0x00100000 gran 0x14 bus 03 mem
+PCI: 00:0c.0 assign_resources, bus 3 link: 0
+PCI: 03:00.0 10 <- [0x00fc200000 - 0x00fc20ffff] size 0x00010000 gran 0x10 mem64
+PCI: 00:0c.0 assign_resources, bus 3 link: 0
+PCI: 00:0d.0 1c <- [0x0000003fff - 0x0000003ffe] size 0x00000000 gran 0x0c bus 04 io
+PCI: 00:0d.0 24 <- [0x00fbffffff - 0x00fbfffffe] size 0x00000000 gran 0x14 bus 04 prefmem
+PCI: 00:0d.0 20 <- [0x00fc3fffff - 0x00fc3ffffe] size 0x00000000 gran 0x14 bus 04 mem
+PCI: 00:0d.0 assign_resources, bus 4 link: 0
+PCI: 00:0d.0 assign_resources, bus 4 link: 0
+PCI: 00:0e.0 1c <- [0x0000003fff - 0x0000003ffe] size 0x00000000 gran 0x0c bus 05 io
+PCI: 00:0e.0 24 <- [0x00fbffffff - 0x00fbfffffe] size 0x00000000 gran 0x14 bus 05 prefmem
+PCI: 00:0e.0 20 <- [0x00fc3fffff - 0x00fc3ffffe] size 0x00000000 gran 0x14 bus 05 mem
+PCI: 00:18.0 assign_resources, bus 0 link: 1
+DOMAIN: 0000 assign_resources, bus 0 link: 0
+Root Device assign_resources, bus 0 link: 0
+Done setting resources.
+Show resources in subtree (Root Device)...After assigning values.
+ Root Device child on link 0 CPU_CLUSTER: 0
+  CPU_CLUSTER: 0 child on link 0 APIC: 00
+   APIC: 00
+   APIC: 01
+   APIC: 02
+   APIC: 03
+   APIC: 04
+   APIC: 05
+   APIC: 06
+   APIC: 07
+  DOMAIN: 0000 child on link 0 PCI: 00:18.0
+  DOMAIN: 0000 resource base 1000 size 3000 align 12 gran 0 limit ffff flags 40040100 index 10000000
+  DOMAIN: 0000 resource base f8000000 size 4400000 align 26 gran 0 limit febfffff flags 40040200 index 10000100
+  DOMAIN: 0000 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
+  DOMAIN: 0000 resource base 0 size c0000000 align 0 gran 0 limit 0 flags e0004200 index 7
+  DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 10
+  DOMAIN: 0000 resource base c0000 size bff40000 align 0 gran 0 limit 0 flags e0004200 index 20
+  DOMAIN: 0000 resource base 100000000 size 40000000 align 0 gran 0 limit 0 flags e0004200 index 30
+  DOMAIN: 0000 resource base 140000000 size 40000000 align 0 gran 0 limit 0 flags e0004200 index 41
+   PCI: 00:18.0 child on link 0 PCI: 00:00.0
+   PCI: 00:18.0 resource base 1000 size 3000 align 12 gran 12 limit 3fff flags 60080100 index 110d8
+   PCI: 00:18.0 resource base f8000000 size 4000000 align 26 gran 20 limit fbffffff flags 60081200 index 110b8
+   PCI: 00:18.0 resource base fc000000 size 400000 align 20 gran 20 limit fc3fffff flags 60080200 index 110b0
+   PCI: 00:18.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags e0000200 index 111b8
+    PCI: 00:00.0
+    PCI: 00:01.0 child on link 0 PNP: 002e.0
+    PCI: 00:01.0 resource base 2c00 size 80 align 7 gran 7 limit 2c7f flags 60000100 index 10
+    PCI: 00:01.0 resource base fec00000 size 1000 align 12 gran 12 limit ffffffff flags e0000200 index 14
+    PCI: 00:01.0 resource base fed00000 size 1000 align 12 gran 12 limit ffffffff flags e0000200 index 44
+    PCI: 00:01.0 resource base 2000 size 100 align 8 gran 8 limit 20ff flags 60000100 index 60
+    PCI: 00:01.0 resource base 2400 size 100 align 8 gran 8 limit 24ff flags 60000100 index 64
+    PCI: 00:01.0 resource base 2800 size 100 align 8 gran 8 limit 28ff flags 60000100 index 68
+    PCI: 00:01.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
+    PCI: 00:01.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
+     PNP: 002e.0
+     PNP: 002e.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
+     PNP: 002e.0 resource base 6 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+     PNP: 002e.0 resource base 2 size 1 align 0 gran 0 limit 0 flags e0000800 index 74
+     PNP: 002e.1
+     PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
+     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
+     PNP: 002e.2
+     PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
+     PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+     PNP: 002e.3
+     PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
+     PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+     PNP: 002e.3 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000500 index f1
+     PNP: 002e.5
+     PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 60
+     PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 62
+     PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+     PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
+     PNP: 002e.5 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+     PNP: 002e.7
+     PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
+     PNP: 002e.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
+     PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+     PNP: 002e.8
+     PNP: 002e.9
+     PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 30
+     PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+     PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f1
+     PNP: 002e.a
+     PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+     PNP: 002e.b
+     PNP: 002e.b resource base 290 size 8 align 3 gran 3 limit fff flags e0000100 index 60
+     PNP: 002e.b resource base 5 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+    PCI: 00:01.1 child on link 0 I2C: 01:50
+    PCI: 00:01.1 resource base 3000 size 20 align 5 gran 5 limit 301f flags 60000100 index 10
+    PCI: 00:01.1 resource base 2c80 size 40 align 6 gran 6 limit 2cbf flags 60000100 index 20
+    PCI: 00:01.1 resource base 2cc0 size 40 align 6 gran 6 limit 2cff flags 60000100 index 24
+     I2C: 01:50
+     I2C: 01:51
+     I2C: 01:52
+     I2C: 01:53
+     I2C: 01:54
+     I2C: 01:55
+     I2C: 01:56
+     I2C: 01:57
+     I2C: 01:2f
+    PCI: 00:02.0
+    PCI: 00:02.0 resource base fc300000 size 1000 align 12 gran 12 limit fc300fff flags 60000200 index 10
+    PCI: 00:02.1
+    PCI: 00:02.1 resource base fc303000 size 100 align 12 gran 8 limit fc3030ff flags 60000200 index 10
+    PCI: 00:04.0
+    PCI: 00:04.1
+    PCI: 00:06.0
+    PCI: 00:06.0 resource base 3020 size 10 align 4 gran 4 limit 302f flags 60000100 index 20
+    PCI: 00:07.0
+    PCI: 00:07.0 resource base 3050 size 8 align 3 gran 3 limit 3057 flags 60000100 index 10
+    PCI: 00:07.0 resource base 3070 size 4 align 2 gran 2 limit 3073 flags 60000100 index 14
+    PCI: 00:07.0 resource base 3058 size 8 align 3 gran 3 limit 305f flags 60000100 index 18
+    PCI: 00:07.0 resource base 3074 size 4 align 2 gran 2 limit 3077 flags 60000100 index 1c
+    PCI: 00:07.0 resource base 3030 size 10 align 4 gran 4 limit 303f flags 60000100 index 20
+    PCI: 00:07.0 resource base fc301000 size 1000 align 12 gran 12 limit fc301fff flags 60000200 index 24
+    PCI: 00:08.0
+    PCI: 00:08.0 resource base 3060 size 8 align 3 gran 3 limit 3067 flags 60000100 index 10
+    PCI: 00:08.0 resource base 3078 size 4 align 2 gran 2 limit 307b flags 60000100 index 14
+    PCI: 00:08.0 resource base 3068 size 8 align 3 gran 3 limit 306f flags 60000100 index 18
+    PCI: 00:08.0 resource base 307c size 4 align 2 gran 2 limit 307f flags 60000100 index 1c
+    PCI: 00:08.0 resource base 3040 size 10 align 4 gran 4 limit 304f flags 60000100 index 20
+    PCI: 00:08.0 resource base fc302000 size 1000 align 12 gran 12 limit fc302fff flags 60000200 index 24
+    PCI: 00:09.0 child on link 0 PCI: 01:04.0
+    PCI: 00:09.0 resource base 1000 size 1000 align 12 gran 12 limit 1fff flags 60080102 index 1c
+    PCI: 00:09.0 resource base f8000000 size 4000000 align 26 gran 20 limit fbffffff flags 60081202 index 24
+    PCI: 00:09.0 resource base fc000000 size 100000 align 20 gran 20 limit fc0fffff flags 60080202 index 20
+     PCI: 01:04.0
+     PCI: 01:04.0 resource base f8000000 size 4000000 align 26 gran 26 limit fbffffff flags 60001200 index 10
+     PCI: 01:04.0 resource base fc000000 size 40000 align 18 gran 18 limit fc03ffff flags 60000200 index 14
+     PCI: 01:04.0 resource base 1000 size 80 align 7 gran 7 limit 107f flags 60000100 index 18
+     PCI: 01:04.0 resource base a0000 size 1fc00 align 0 gran 0 limit 0 flags f0000200 index 3
+    PCI: 00:0a.0
+    PCI: 00:0b.0 child on link 0 PCI: 02:00.0
+    PCI: 00:0b.0 resource base 3fff size 0 align 12 gran 12 limit 3fff flags 60080102 index 1c
+    PCI: 00:0b.0 resource base fbffffff size 0 align 20 gran 20 limit fbffffff flags 60081202 index 24
+    PCI: 00:0b.0 resource base fc100000 size 100000 align 20 gran 20 limit fc1fffff flags 60080202 index 20
+     PCI: 02:00.0
+     PCI: 02:00.0 resource base fc100000 size 10000 align 16 gran 16 limit fc10ffff flags 60000201 index 10
+    PCI: 00:0c.0 child on link 0 PCI: 03:00.0
+    PCI: 00:0c.0 resource base 3fff size 0 align 12 gran 12 limit 3fff flags 60080102 index 1c
+    PCI: 00:0c.0 resource base fbffffff size 0 align 20 gran 20 limit fbffffff flags 60081202 index 24
+    PCI: 00:0c.0 resource base fc200000 size 100000 align 20 gran 20 limit fc2fffff flags 60080202 index 20
+     PCI: 03:00.0
+     PCI: 03:00.0 resource base fc200000 size 10000 align 16 gran 16 limit fc20ffff flags 60000201 index 10
+    PCI: 00:0d.0 child on link 0 PCI: 04:00.0
+    PCI: 00:0d.0 resource base 3fff size 0 align 12 gran 12 limit 3fff flags 60080102 index 1c
+    PCI: 00:0d.0 resource base fbffffff size 0 align 20 gran 20 limit fbffffff flags 60081202 index 24
+    PCI: 00:0d.0 resource base fc3fffff size 0 align 20 gran 20 limit fc3fffff flags 60080202 index 20
+     PCI: 04:00.0
+    PCI: 00:0e.0
+    PCI: 00:0e.0 resource base 3fff size 0 align 12 gran 12 limit 3fff flags 60080102 index 1c
+    PCI: 00:0e.0 resource base fbffffff size 0 align 20 gran 20 limit fbffffff flags 60081202 index 24
+    PCI: 00:0e.0 resource base fc3fffff size 0 align 20 gran 20 limit fc3fffff flags 60080202 index 20
+    PCI: 00:0f.0
+   PCI: 00:18.1
+   PCI: 00:18.2
+   PCI: 00:18.3
+   PCI: 00:18.4
+   PCI: 00:19.0
+   PCI: 00:19.1
+   PCI: 00:19.2
+   PCI: 00:19.3
+   PCI: 00:19.4
+Done allocating resources.
+BS: BS_DEV_RESOURCES times (us): entry 0 run 2208 exit 0
+POST: 0x74
+Enabling resources...
+PCI: 00:18.0 cmd <- 00
+PCI: 00:18.1 subsystem <- 1043/8162
+PCI: 00:18.1 cmd <- 00
+PCI: 00:18.2 subsystem <- 1043/8162
+PCI: 00:18.2 cmd <- 00
+PCI: 00:18.3 cmd <- 00
+PCI: 00:18.4 cmd <- 00
+PCI: 00:19.0 cmd <- 00
+PCI: 00:19.1 subsystem <- 1043/8162
+PCI: 00:19.1 cmd <- 00
+PCI: 00:19.2 subsystem <- 1043/8162
+PCI: 00:19.2 cmd <- 00
+PCI: 00:19.3 cmd <- 00
+PCI: 00:19.4 cmd <- 00
+PCI: 00:00.0 subsystem <- 1043/8162
+PCI: 00:00.0 cmd <- 06
+PCI: 00:01.0 subsystem <- 1043/8162
+PCI: 00:01.0 cmd <- 0f
+ck804 lpc decode:PNP: 002e.0, base=0x000003f0, end=0x000003f7
+ck804 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
+ck804 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
+ck804 lpc decode:PNP: 002e.3, base=0x00000004, end=0x00000004
+ck804 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
+ck804 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
+ck804 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000297
+PCI: 00:01.1 subsystem <- 1043/8162
+PCI: 00:01.1 cmd <- 01
+PCI: 00:02.0 subsystem <- 1043/8162
+PCI: 00:02.0 cmd <- 02
+PCI: 00:02.1 subsystem <- 1043/8162
+PCI: 00:02.1 cmd <- 02
+PCI: 00:06.0 subsystem <- 1043/8162
+PCI: 00:06.0 cmd <- 01
+PCI: 00:07.0 subsystem <- 1043/8162
+PCI: 00:07.0 cmd <- 03
+PCI: 00:08.0 subsystem <- 1043/8162
+PCI: 00:08.0 cmd <- 03
+PCI: 00:09.0 bridge ctrl <- 000b
+PCI: 00:09.0 cmd <- 07
+PCI: 00:0b.0 bridge ctrl <- 0003
+PCI: 00:0b.0 cmd <- 06
+PCI: 00:0c.0 bridge ctrl <- 0003
+PCI: 00:0c.0 cmd <- 06
+PCI: 00:0d.0 bridge ctrl <- 0003
+PCI: 00:0d.0 cmd <- 00
+PCI: 00:0e.0 bridge ctrl <- 0003
+PCI: 00:0e.0 cmd <- 00
+PCI: 01:04.0 cmd <- 03
+PCI: 02:00.0 subsystem <- 1043/8162
+PCI: 02:00.0 cmd <- 02
+PCI: 03:00.0 subsystem <- 1043/8162
+PCI: 03:00.0 cmd <- 02
+done.
+BS: BS_DEV_ENABLE times (us): entry 0 run 173 exit 0
+POST: 0x75
+Initializing devices...
+Root Device init ...
+Root Device init finished in 0 usecs
+POST: 0x75
+CPU_CLUSTER: 0 init ...
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+WARNING: No CMOS option 'probe_filter'.
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+WARNING: No CMOS option 'l3_cache_partitioning'.
+start_eip=0x00001000, code_size=0x00000031
+CPU1: stack_base 00131000, stack_end 00131ff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 1.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+APIC delivery error (4).
+CPU 0x01 would not start!
+CPU2: stack_base 00130000, stack_end 00130ff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 2.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+APIC delivery error (4).
+CPU 0x02 would not start!
+CPU3: stack_base 0012f000, stack_end 0012fff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 3.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+APIC delivery error (4).
+CPU 0x03 would not start!
+CPU4: stack_base 0012e000, stack_end 0012eff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 4.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+CPU5: stack_base 0012d000, stack_end 0012dff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 5.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+APIC delivery error (4).
+CPU 0x05 would not start!
+CPU6: stack_base 0012c000, stack_end 0012cff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 6.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+APIC delivery error (4).
+CPU 0x06 would not start!
+CPU7: stack_base 0012b000, stack_end 0012bff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 1.
+Sending STARTUP #1 to 7.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+APIC delivery error (4).
+CPU 0x07 would not start!
+Initializing CPU #0
+CPU: vendor AMD device 100f21
+CPU: family 10, model 02, stepping 01
+nodeid = 00, coreid = 00
+POST: 0x60
+Enabling cache
+MTRR: default type WB/UC MTRR counts: 5/3.
+MTRR: UC selected as default type.
+MTRR: 0 base 0x0000000000000000 mask 0x0000ffff80000000 type 6
+MTRR: 1 base 0x0000000080000000 mask 0x0000ffffc0000000 type 6
+MTRR: 2 base 0x00000000f8000000 mask 0x0000fffffc000000 type 1
+CPU ID 0x80000001: 100f21
+CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
+
+MTRR check
+Fixed MTRRs   : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x259 0x0000000000000000
+MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
+Setting up local APIC... apic_id: 0x04 done.
+POST: 0x9b
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+siblings = 03, Disabling SMM ASeg memory
+CPU #4 initialized
+
+MTRR check
+Fixed MTRRs   : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Setting up local APIC... apic_id: 0x00 done.
+POST: 0x9b
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+siblings = 03, Disabling SMM ASeg memory
+CPU #0 initialized
+CPU 0x01 did not initialize!
+CPU 0x02 did not initialize!
+CPU 0x03 did not initialize!
+CPU 0x05 did not initialize!
+CPU 0x06 did not initialize!
+CPU 0x07 did not initialize!
+All AP CPUs stopped (0 loops)
+CPU0: stack: 00132000 - 00133000, lowest used address 00132a60, stack used: 1440 bytes
+CPU1: stack: 00131000 - 00132000, lowest used address 00131ff8, stack used: 8 bytes
+CPU2: stack: 00130000 - 00131000, lowest used address 00130ff8, stack used: 8 bytes
+CPU3: stack: 0012f000 - 00130000, lowest used address 0012fff8, stack used: 8 bytes
+CPU4: stack: 0012e000 - 0012f000, lowest used address 0012ecac, stack used: 852 bytes
+CPU5: stack: 0012d000 - 0012e000, lowest used address 0012dff8, stack used: 8 bytes
+CPU6: stack: 0012c000 - 0012d000, lowest used address 0012cff8, stack used: 8 bytes
+CPU7: stack: 0012b000 - 0012c000, lowest used address 0012bff8, stack used: 8 bytes
+CPU_CLUSTER: 0 init finished in 17455 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+PCI: 00:18.0 init ...
+PCI: 00:18.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:18.1 init ...
+PCI: 00:18.1 init finished in 1 usecs
+POST: 0x75
+PCI: 00:18.2 init ...
+PCI: 00:18.2 init finished in 1 usecs
+POST: 0x75
+PCI: 00:18.3 init ...
+NB: Function 3 Misc Control.. CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+WARNING: No CMOS option 'maximum_p_state_limit'.
+done.
+PCI: 00:18.3 init finished in 346 usecs
+POST: 0x75
+PCI: 00:18.4 init ...
+NB: Function 4 Link Control.. done.
+PCI: 00:18.4 init finished in 2 usecs
+POST: 0x75
+PCI: 00:19.0 init ...
+PCI: 00:19.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:19.1 init ...
+PCI: 00:19.1 init finished in 1 usecs
+POST: 0x75
+PCI: 00:19.2 init ...
+PCI: 00:19.2 init finished in 1 usecs
+POST: 0x75
+PCI: 00:19.3 init ...
+NB: Function 3 Misc Control.. CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+WARNING: No CMOS option 'maximum_p_state_limit'.
+done.
+PCI: 00:19.3 init finished in 331 usecs
+POST: 0x75
+PCI: 00:19.4 init ...
+NB: Function 4 Link Control.. done.
+PCI: 00:19.4 init finished in 2 usecs
+POST: 0x75
+PCI: 00:00.0 init ...
+PCI: 00:00.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:01.0 init ...
+IOAPIC: Initializing IOAPIC at 0xfec00000
+IOAPIC: Bootstrap Processor Local APIC = 0x00
+IOAPIC: Dumping registers
+  reg 0x0000: 0x00000000
+  reg 0x0001: 0x00170011
+  reg 0x0002: 0x00000000
+IOAPIC: 24 interrupts
+IOAPIC: Enabling interrupts on FSB
+IOAPIC: reg 0x00000000 value 0x00000000 0x00000700
+IOAPIC: reg 0x00000001 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000002 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000003 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000004 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000005 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000006 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000007 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000008 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000009 value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000a value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000b value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000c value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000d value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000e value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000f value 0x00000000 0x00010000
+IOAPIC: reg 0x00000010 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000011 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000012 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000013 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000014 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000015 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000016 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000017 value 0x00000000 0x00010000
+lpc_init: pm_base = 2000
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+set power on after power fail
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+RTC Init
+PCI: 00:01.0 init finished in 1738 usecs
+POST: 0x75
+POST: 0x75
+PCI: 00:02.0 init ...
+PCI: 00:02.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:02.1 init ...
+PCI: 00:02.1 init finished in 1 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+PCI: 00:06.0 init ...
+IDE1	IDE0
+PCI: 00:06.0 init finished in 2 usecs
+POST: 0x75
+PCI: 00:07.0 init ...
+SATA S	SATA P
+PCI: 00:07.0 init finished in 2 usecs
+POST: 0x75
+PCI: 00:08.0 init ...
+SATA S	SATA P
+PCI: 00:08.0 init finished in 2 usecs
+POST: 0x75
+PCI: 00:09.0 init ...
+PCI DOMAIN mem base = 0x00f8000000
+[0x50] <-- 0xf8000000
+PCI: 00:09.0 init finished in 4 usecs
+POST: 0x75
+POST: 0x75
+PCI: 00:0b.0 init ...
+PCI: 00:0b.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:0c.0 init ...
+PCI: 00:0c.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:0d.0 init ...
+PCI: 00:0d.0 init finished in 1 usecs
+POST: 0x75
+PCI: 00:0e.0 init ...
+PCI: 00:0e.0 init finished in 1 usecs
+POST: 0x75
+POST: 0x75
+PNP: 002e.0 init ...
+PNP: 002e.0 init finished in 1 usecs
+POST: 0x75
+POST: 0x75
+PNP: 002e.2 init ...
+PNP: 002e.2 init finished in 1 usecs
+POST: 0x75
+PNP: 002e.3 init ...
+PNP: 002e.3 init finished in 0 usecs
+POST: 0x75
+PNP: 002e.5 init ...
+Keyboard init...
+PS/2 keyboard initialized on primary channel
+PNP: 002e.5 init finished in 345493 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+PNP: 002e.9 init ...
+PNP: 002e.9 init finished in 0 usecs
+POST: 0x75
+POST: 0x75
+PNP: 002e.b init ...
+PNP: 002e.b init finished in 0 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+smbus: PCI: 00:01.1[0]->I2C: 01:2f init ...
+ID: 5ca3
+I2C: 01:2f init finished in 95525 usecs
+POST: 0x75
+PCI: 01:04.0 init ...
+XGI Z9s: initializing video device
+XGI VGA: Relocate IO address: 1000 [00001030]
+XGI VGA: chipid = 31
+XGI VGA: Framebuffer at 0xf8000000, mapped to 0xf8000000, size 16384k
+XGI VGA: MMIO at 0xfc000000, mapped to 0xfc000000, size 256k
+XGI VGA: No or unknown bridge type detected
+XGI VGA: Default mode is 800x600x8 (60Hz)
+XGI VGA text mode initialized
+PCI: 01:04.0 init finished in 15194 usecs
+POST: 0x75
+PCI: 02:00.0 init ...
+PCI: 02:00.0 init finished in 1 usecs
+POST: 0x75
+PCI: 03:00.0 init ...
+PCI: 03:00.0 init finished in 1 usecs
+POST: 0x75
+Devices initialized
+Show all devs... After init.
+Root Device: enabled 1
+CPU_CLUSTER: 0: enabled 1
+APIC: 00: enabled 1
+DOMAIN: 0000: enabled 1
+PCI: 00:18.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:01.0: enabled 1
+PNP: 002e.0: enabled 1
+PNP: 002e.1: enabled 0
+PNP: 002e.2: enabled 1
+PNP: 002e.3: enabled 1
+PNP: 002e.5: enabled 1
+PNP: 002e.7: enabled 0
+PNP: 002e.8: enabled 0
+PNP: 002e.9: enabled 1
+PNP: 002e.a: enabled 0
+PNP: 002e.b: enabled 1
+PCI: 00:01.1: enabled 1
+I2C: 01:50: enabled 1
+I2C: 01:51: enabled 1
+I2C: 01:52: enabled 1
+I2C: 01:53: enabled 1
+I2C: 01:54: enabled 1
+I2C: 01:55: enabled 1
+I2C: 01:56: enabled 1
+I2C: 01:57: enabled 1
+I2C: 01:2f: enabled 1
+PCI: 00:02.0: enabled 1
+PCI: 00:02.1: enabled 1
+PCI: 00:04.0: enabled 0
+PCI: 00:04.1: enabled 0
+PCI: 00:06.0: enabled 1
+PCI: 00:07.0: enabled 1
+PCI: 00:08.0: enabled 1
+PCI: 00:09.0: enabled 1
+PCI: 01:04.0: enabled 1
+PCI: 00:0a.0: enabled 0
+PCI: 00:0b.0: enabled 1
+PCI: 02:00.0: enabled 1
+PCI: 00:0c.0: enabled 1
+PCI: 03:00.0: enabled 1
+PCI: 00:0d.0: enabled 1
+PCI: 04:00.0: enabled 0
+PCI: 00:0e.0: enabled 1
+PCI: 00:0f.0: enabled 0
+PCI: 00:18.1: enabled 1
+PCI: 00:18.2: enabled 1
+PCI: 00:18.3: enabled 1
+PCI: 00:18.4: enabled 1
+PCI: 00:19.0: enabled 1
+PCI: 00:19.1: enabled 1
+PCI: 00:19.2: enabled 1
+PCI: 00:19.3: enabled 1
+PCI: 00:19.4: enabled 1
+APIC: 01: enabled 0
+APIC: 02: enabled 0
+APIC: 03: enabled 0
+APIC: 04: enabled 1
+APIC: 05: enabled 0
+APIC: 06: enabled 0
+APIC: 07: enabled 0
+BS: BS_DEV_INIT times (us): entry 0 run 476238 exit 0
+POST: 0x76
+Finalize devices...
+Devices finalized
+BS: BS_POST_DEVICE times (us): entry 0 run 4 exit 0
+POST: 0x77
+BS: BS_OS_RESUME_CHECK times (us): entry 0 run 0 exit 0
+POST: 0x79
+POST: 0x9b
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+CONFIG_LOGICAL_CPUS==1: apicid_base: 00000001
+Wrote the mp table end at: 000f0010 - 000f0154
+Wrote the mp table end at: bffcf010 - bffcf154
+MP table: 340 bytes.
+POST: 0x9c
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'normal/dsdt.aml'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS:  Unmatched 'cmos_layout.bin' at 140
+CBFS: Checking offset c00
+CBFS: File @ offset c00 size 18
+CBFS:  Unmatched '' at c00
+CBFS: Checking offset c40
+CBFS: File @ offset c40 size 2644
+CBFS:  Unmatched 'fallback/dsdt.aml' at c40
+CBFS: Checking offset 3300
+CBFS: File @ offset 3300 size 318c
+CBFS:  Unmatched 'microcode_amd.bin' at 3300
+CBFS: Checking offset 6500
+CBFS: File @ offset 6500 size 14a84
+CBFS:  Unmatched 'fallback/romstage' at 6500
+CBFS: Checking offset 1b000
+CBFS: File @ offset 1b000 size 10068
+CBFS:  Unmatched 'fallback/ramstage' at 1b000
+CBFS: Checking offset 2b0c0
+CBFS: File @ offset 2b0c0 size da59
+CBFS:  Unmatched 'fallback/payload' at 2b0c0
+CBFS: Checking offset 38b80
+CBFS: File @ offset 38b80 size 11000
+CBFS:  Unmatched 'pci14e4,1659.rom' at 38b80
+CBFS: Checking offset 49c00
+CBFS: File @ offset 49c00 size 177b4
+CBFS:  Unmatched 'normal/romstage' at 49c00
+CBFS: Checking offset 61440
+CBFS: File @ offset 61440 size 11547
+CBFS:  Unmatched 'normal/ramstage' at 61440
+CBFS: Checking offset 729c0
+CBFS: File @ offset 729c0 size 29a
+CBFS:  Unmatched 'config' at 729c0
+CBFS: Checking offset 72cc0
+CBFS: File @ offset 72cc0 size 24e
+CBFS:  Unmatched 'revision' at 72cc0
+CBFS: Checking offset 72f80
+CBFS: File @ offset 72f80 size 2687
+CBFS: Found @ offset 72f80 size 2687
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'normal/slic'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS:  Unmatched 'cmos_layout.bin' at 140
+CBFS: Checking offset c00
+CBFS: File @ offset c00 size 18
+CBFS:  Unmatched '' at c00
+CBFS: Checking offset c40
+CBFS: File @ offset c40 size 2644
+CBFS:  Unmatched 'fallback/dsdt.aml' at c40
+CBFS: Checking offset 3300
+CBFS: File @ offset 3300 size 318c
+CBFS:  Unmatched 'microcode_amd.bin' at 3300
+CBFS: Checking offset 6500
+CBFS: File @ offset 6500 size 14a84
+CBFS:  Unmatched 'fallback/romstage' at 6500
+CBFS: Checking offset 1b000
+CBFS: File @ offset 1b000 size 10068
+CBFS:  Unmatched 'fallback/ramstage' at 1b000
+CBFS: Checking offset 2b0c0
+CBFS: File @ offset 2b0c0 size da59
+CBFS:  Unmatched 'fallback/payload' at 2b0c0
+CBFS: Checking offset 38b80
+CBFS: File @ offset 38b80 size 11000
+CBFS:  Unmatched 'pci14e4,1659.rom' at 38b80
+CBFS: Checking offset 49c00
+CBFS: File @ offset 49c00 size 177b4
+CBFS:  Unmatched 'normal/romstage' at 49c00
+CBFS: Checking offset 61440
+CBFS: File @ offset 61440 size 11547
+CBFS:  Unmatched 'normal/ramstage' at 61440
+CBFS: Checking offset 729c0
+CBFS: File @ offset 729c0 size 29a
+CBFS:  Unmatched 'config' at 729c0
+CBFS: Checking offset 72cc0
+CBFS: File @ offset 72cc0 size 24e
+CBFS:  Unmatched 'revision' at 72cc0
+CBFS: Checking offset 72f80
+CBFS: File @ offset 72f80 size 2687
+CBFS:  Unmatched 'normal/dsdt.aml' at 72f80
+CBFS: Checking offset 75640
+CBFS: File @ offset 75640 size f5e4
+CBFS:  Unmatched 'normal/payload' at 75640
+CBFS: Checking offset 84c80
+CBFS: File @ offset 84c80 size 62d
+CBFS:  Unmatched 'payload_config' at 84c80
+CBFS: Checking offset 85300
+CBFS: File @ offset 85300 size ef
+CBFS:  Unmatched 'payload_revision' at 85300
+CBFS: Checking offset 85440
+CBFS: File @ offset 85440 size 1ec4
+CBFS:  Unmatched 'microcode_amd_fam15h.bin' at 85440
+CBFS: Checking offset 87380
+CBFS: File @ offset 87380 size 7103
+CBFS:  Unmatched 'bootsplash.jpg' at 87380
+CBFS: Checking offset 8e4c0
+CBFS: File @ offset 8e4c0 size 1
+CBFS:  Unmatched 'etc/pci-optionrom-exec' at 8e4c0
+CBFS: Checking offset 8e540
+CBFS: File @ offset 8e540 size 70f18
+CBFS:  Unmatched '' at 8e540
+CBFS: Checking offset ff480
+CBFS: 'normal/slic' not found.
+ACPI: Writing ACPI tables at bffab000.
+ACPI:    * FACS
+ACPI:    * DSDT
+ACPI:    * FADT
+pm_base: 0x2000
+ACPI: added table 1/32, length now 40
+ACPI:     * SSDT
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+WARNING: No CMOS option 'cpu_c_states'.
+processor_brand=Quad-Core AMD Opteron(tm) Processor 8347
+Pstates algorithm ...
+Pstate_freq[0] = 1900MHz	Pstate_power[0] = 23040mw
+Pstate_latency[0] = 5us
+Pstate_freq[1] = 1700MHz	Pstate_power[1] = 21385mw
+Pstate_latency[1] = 5us
+Pstate_freq[2] = 1400MHz	Pstate_power[2] = 18787mw
+Pstate_latency[2] = 5us
+Pstate_freq[3] = 1200MHz	Pstate_power[3] = 16770mw
+Pstate_latency[3] = 5us
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+ACPI: added table 2/32, length now 44
+ACPI:    * MCFG
+ACPI:    * TCPA
+TCPA log created at bff9b000
+ACPI: added table 3/32, length now 48
+ACPI:    * MADT
+ACPI: added table 4/32, length now 52
+current = bffae8f0
+ACPI:    * SRAT at bffae8f0
+SRAT: lapic cpu_index=00, node_id=00, apic_id=00
+SRAT: lapic cpu_index=01, node_id=01, apic_id=04
+set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
+set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
+set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
+set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=00100000
+set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=00500000, sizek=00100000
+ACPI: added table 5/32, length now 56
+ACPI:   * SLIT at bffae9e0
+ACPI: added table 6/32, length now 60
+ACPI:    * HPET
+ACPI: added table 7/32, length now 64
+ACPI:    * SRAT at bffaea50
+SRAT: lapic cpu_index=00, node_id=00, apic_id=00
+SRAT: lapic cpu_index=01, node_id=01, apic_id=04
+set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
+set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
+set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
+set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=00100000
+set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=00500000, sizek=00100000
+ACPI: added table 8/32, length now 68
+ACPI:   * SLIT at bffaeb40
+ACPI: added table 9/32, length now 72
+ACPI: done.
+ACPI tables: 15216 bytes.
+smbios_write_tables: bff9a000
+Root Device (ASUS KFSN4-DRE)
+CPU_CLUSTER: 0 (AMD Family 10h/15h Root Complex)
+APIC: 00 (unknown)
+DOMAIN: 0000 (AMD Family 10h/15h Root Complex)
+PCI: 00:18.0 (AMD Family 10h/15h Northbridge)
+PCI: 00:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:01.0 (NVIDIA CK804 Southbridge)
+PNP: 002e.0 (Winbond W83627THG Super I/O)
+PNP: 002e.1 (Winbond W83627THG Super I/O)
+PNP: 002e.2 (Winbond W83627THG Super I/O)
+PNP: 002e.3 (Winbond W83627THG Super I/O)
+PNP: 002e.5 (Winbond W83627THG Super I/O)
+PNP: 002e.7 (Winbond W83627THG Super I/O)
+PNP: 002e.8 (Winbond W83627THG Super I/O)
+PNP: 002e.9 (Winbond W83627THG Super I/O)
+PNP: 002e.a (Winbond W83627THG Super I/O)
+PNP: 002e.b (Winbond W83627THG Super I/O)
+PCI: 00:01.1 (NVIDIA CK804 Southbridge)
+I2C: 01:50 (unknown)
+I2C: 01:51 (unknown)
+I2C: 01:52 (unknown)
+I2C: 01:53 (unknown)
+I2C: 01:54 (unknown)
+I2C: 01:55 (unknown)
+I2C: 01:56 (unknown)
+I2C: 01:57 (unknown)
+I2C: 01:2f (Nuvoton W83793 Hardware Monitor)
+PCI: 00:02.0 (NVIDIA CK804 Southbridge)
+PCI: 00:02.1 (NVIDIA CK804 Southbridge)
+PCI: 00:04.0 (NVIDIA CK804 Southbridge)
+PCI: 00:04.1 (NVIDIA CK804 Southbridge)
+PCI: 00:06.0 (NVIDIA CK804 Southbridge)
+PCI: 00:07.0 (NVIDIA CK804 Southbridge)
+PCI: 00:08.0 (NVIDIA CK804 Southbridge)
+PCI: 00:09.0 (NVIDIA CK804 Southbridge)
+PCI: 01:04.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0a.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0b.0 (NVIDIA CK804 Southbridge)
+PCI: 02:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0c.0 (NVIDIA CK804 Southbridge)
+PCI: 03:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0d.0 (NVIDIA CK804 Southbridge)
+PCI: 04:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0e.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0f.0 (NVIDIA CK804 Southbridge)
+PCI: 00:18.1 (AMD Family 10h/15h Northbridge)
+PCI: 00:18.2 (AMD Family 10h/15h Northbridge)
+PCI: 00:18.3 (AMD Family 10h/15h Northbridge)
+PCI: 00:18.4 (AMD Family 10h/15h Northbridge)
+PCI: 00:19.0 (AMD Family 10h/15h Northbridge)
+PCI: 00:19.1 (AMD Family 10h/15h Northbridge)
+PCI: 00:19.2 (AMD Family 10h/15h Northbridge)
+PCI: 00:19.3 (AMD Family 10h/15h Northbridge)
+PCI: 00:19.4 (AMD Family 10h/15h Northbridge)
+APIC: 01 (unknown)
+APIC: 02 (unknown)
+APIC: 03 (unknown)
+APIC: 04 (unknown)
+APIC: 05 (unknown)
+APIC: 06 (unknown)
+APIC: 07 (unknown)
+SMBIOS tables: 642 bytes.
+Writing table forward entry at 0x00000500
+Wrote coreboot table at: 00000500, 0x10 bytes, checksum 3fe1
+Writing coreboot table at 0xbffd0000
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS: Found @ offset 140 size a70
+ 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
+ 1. 0000000000001000-000000000009ffff: RAM
+ 2. 00000000000a0000-00000000000bffff: RESERVED
+ 3. 00000000000c0000-00000000bff99fff: RAM
+ 4. 00000000bff9a000-00000000bfffffff: CONFIGURATION TABLES
+ 5. 00000000c0000000-00000000cfffffff: RESERVED
+ 6. 0000000100000000-000000017fffffff: RAM
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+No FMAP found at 0 offset.
+Wrote coreboot table at: bffd0000, 0xd10 bytes, checksum 187
+coreboot table: 3368 bytes.
+IMD ROOT    0. bffff000 00001000
+IMD SMALL   1. bfffe000 00001000
+CAR GLOBALS 2. bfffb000 00002a40
+CONSOLE     3. bffdb000 00020000
+TIME STAMP  4. bffda000 00000400
+AMDMEM INFO 5. bffd8000 000017a4
+COREBOOT    6. bffd0000 00008000
+SMP TABLE   7. bffcf000 00001000
+ACPI        8. bffab000 00024000
+TCPA LOG    9. bff9b000 00010000
+SMBIOS     10. bff9a000 00000800
+IMD small region:
+  IMD ROOT    0. bfffec00 00000400
+  ROMSTAGE    1. bfffebe0 00000004
+  GDT         2. bfffe9e0 00000200
+BS: BS_WRITE_TABLES times (us): entry 0 run 14615 exit 0
+POST: 0x7a
+CBFS: 'Master Header Locator' located CBFS at [0:ff480)
+CBFS: Locating 'normal/payload'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 100
+CBFS:  Unmatched 'cmos.default' at 0
+CBFS: Checking offset 140
+CBFS: File @ offset 140 size a70
+CBFS:  Unmatched 'cmos_layout.bin' at 140
+CBFS: Checking offset c00
+CBFS: File @ offset c00 size 18
+CBFS:  Unmatched '' at c00
+CBFS: Checking offset c40
+CBFS: File @ offset c40 size 2644
+CBFS:  Unmatched 'fallback/dsdt.aml' at c40
+CBFS: Checking offset 3300
+CBFS: File @ offset 3300 size 318c
+CBFS:  Unmatched 'microcode_amd.bin' at 3300
+CBFS: Checking offset 6500
+CBFS: File @ offset 6500 size 14a84
+CBFS:  Unmatched 'fallback/romstage' at 6500
+CBFS: Checking offset 1b000
+CBFS: File @ offset 1b000 size 10068
+CBFS:  Unmatched 'fallback/ramstage' at 1b000
+CBFS: Checking offset 2b0c0
+CBFS: File @ offset 2b0c0 size da59
+CBFS:  Unmatched 'fallback/payload' at 2b0c0
+CBFS: Checking offset 38b80
+CBFS: File @ offset 38b80 size 11000
+CBFS:  Unmatched 'pci14e4,1659.rom' at 38b80
+CBFS: Checking offset 49c00
+CBFS: File @ offset 49c00 size 177b4
+CBFS:  Unmatched 'normal/romstage' at 49c00
+CBFS: Checking offset 61440
+CBFS: File @ offset 61440 size 11547
+CBFS:  Unmatched 'normal/ramstage' at 61440
+CBFS: Checking offset 729c0
+CBFS: File @ offset 729c0 size 29a
+CBFS:  Unmatched 'config' at 729c0
+CBFS: Checking offset 72cc0
+CBFS: File @ offset 72cc0 size 24e
+CBFS:  Unmatched 'revision' at 72cc0
+CBFS: Checking offset 72f80
+CBFS: File @ offset 72f80 size 2687
+CBFS:  Unmatched 'normal/dsdt.aml' at 72f80
+CBFS: Checking offset 75640
+CBFS: File @ offset 75640 size f5e4
+CBFS: Found @ offset 75640 size f5e4
+Loading segment from ROM address 0xfff75668
+  code (compression=1)
+  New segment dstaddr 0xe3180 memsize 0x1ce80 srcaddr 0xfff756a0 filesize 0xf5ac
+Loading segment from ROM address 0xfff75684
+  Entry Point 0x000ff06e
+Bounce Buffer at bfda9000, 2032672 bytes
+Loading Segment: addr: 0x00000000000e3180 memsz: 0x000000000001ce80 filesz: 0x000000000000f5ac
+lb: [0x0000000000100000, 0x00000000001f8210)
+Post relocation: addr: 0x00000000000e3180 memsz: 0x000000000001ce80 filesz: 0x000000000000f5ac
+using LZMA
+[ 0x000e3180, 00100000, 0x00100000) <- fff756a0
+dest 000e3180, end 00100000, bouncebuffer bfda9000
+Loaded segments
+BS: BS_PAYLOAD_LOAD times (us): entry 0 run 65616 exit 0
+POST: 0x7b
+Jumping to boot code at 000ff06e(bffd0000)
+POST: 0xf8
+CPU0: stack: 00132000 - 00133000, lowest used address 00132a30, stack used: 1488 bytes
+entry    = 0x000ff06e
+lb_start = 0x00100000
+lb_size  = 0x000f8210
+buffer   = 0xbfda9000
+SeaBIOS (version rel-1.10.0-26-gc68aff5)
+BUILD: gcc: (coreboot toolchain v1.43 August 31st, 2016) 5.3.0 binutils: (GNU Binutils) 2.26.1
+Found coreboot cbmem console @ bffdb000
+Found mainboard ASUS KFSN4-DRE
+Relocating init from 0x000e46c0 to 0xbff4dde0 (size 49536)
+Found CBFS header at 0xfffff498
+multiboot: eax=0, ebx=0
+Found 26 PCI devices (max PCI bus is 05)
+Copying SMBIOS entry point from 0xbff9a000 to 0x000f0820
+Copying ACPI RSDP from 0xbffab000 to 0x000f07f0
+Copying MPTABLE from 0xbffcf000/bffcf010 to 0x000f0690
+Using pmtimer, ioport 0x2008
+Scan for VGA option rom
+EHCI init on dev 00:02.1 (regs=0xfc303020)
+OHCI init on dev 00:02.0 (regs=0xfc300000)
+ATA controller 1 at 1f0/3f4/0 (irq 14 dev 30)
+ATA controller 2 at 170/374/0 (irq 15 dev 30)
+ATA controller 3 at 3050/3070/0 (irq 0 dev 38)
+ATA controller 4 at 3058/3074/0 (irq 0 dev 38)
+ATA controller 5 at 3060/3078/0 (irq 0 dev 40)
+ATA controller 6 at 3068/307c/0 (irq 0 dev 40)
+Found 0 lpt ports
+Found 2 serial ports
+PS2 keyboard initialized
+All threads complete.
+Scan for option roms
+Running option rom at c000:0003
+pmm call arg1=1
+pmm call arg1=0
+pmm call arg1=1
+pmm call arg1=0
+Running option rom at c100:0003
+pmm call arg1=1
+pmm call arg1=1
+Searching bootorder for: /pci@i0cf8/pci-bridge@b/*@0
+Searching bootorder for: /pci@i0cf8/pci-bridge@c/*@0
+
+Press ESC for boot menu.
+
+No VBE2 found.
+Searching bootorder for: HALT
+Space available for UMB: c2000-ef000, f0000-f05d0
+Returned 262144 bytes of ZoneHigh
+e820 map has 6 items:
+  0: 0000000000000000 - 000000000009fc00 = 1 RAM
+  1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
+  2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
+  3: 0000000000100000 - 00000000bff9a000 = 1 RAM
+  4: 00000000bff9a000 - 00000000d0000000 = 2 RESERVED
+  5: 0000000100000000 - 0000000180000000 = 1 RAM
+enter handle_19:
+  NULL
+Booting from ROM...
+Booting from c000:0373
+