Revert "lenovo/t400/4.5-1564-g6fa36c9c2c-dirty/2017-04-16T13_28_27Z"
This reverts commit e5454d36ca2f96e452a228db9a1485bff2e8f32e.
The commit in question deletes a lot of unrelated files, and needs to be
reverted.
diff --git a/asus/kfsn4-dre/4.0-8544-g0e99044/2015-03-25T23:30:53Z/coreboot_console.txt b/asus/kfsn4-dre/4.0-8544-g0e99044/2015-03-25T23:30:53Z/coreboot_console.txt
new file mode 100644
index 0000000..b0f67bb
--- /dev/null
+++ b/asus/kfsn4-dre/4.0-8544-g0e99044/2015-03-25T23:30:53Z/coreboot_console.txt
@@ -0,0 +1,2373 @@
+
+
+coreboot-4.0-8544-g0e99044-dirty Wed Mar 25 23:30:53 UTC 2015 romstage starting...
+BSP Family_Model: 00100f21
+*sysinfo range: [000c4000,000c5fa1]
+bsp_apicid = 00
+cpu_init_detectedx = 00000000
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cpu_microcode_blob.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: (unmatched file @0x0: cmos_layout.bin)
+CBFS: - load entry 0xac0 file name (16 bytes)...
+CBFS: (unmatched file @0xac0: cmos.default)
+CBFS: - load entry 0xc00 file name (72 bytes)...
+CBFS: Found file (offset=0xc60, len=14336).
+[microcode] patch id to apply = 0x01000096
+[microcode] updated to patch id = 0x01000096 success
+POST: 0x33
+cpuSetAMDMSR done
+POST: 0x34
+Enter amd_ht_init()
+AMD_CB_EventNotify()
+ event class: 05
+ event: 1004
+ data: 04 00 00 01
+AMD_CB_EventNotify()
+ event class: 05
+ event: 2006
+ data: 04 00 01 00
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+Exit amd_ht_init()
+POST: 0x35
+cpuSetAMDPCI 00 done
+cpuSetAMDPCI 01 done
+Prep FID/VID Node:00
+ F3x80: e600a681
+ F3x84: a0e641e6
+ F3xD4: c3310f24
+ F3xD8: 03001c14
+ F3xDC: 00005428
+Prep FID/VID Node:01
+ F3x80: e600a681
+ F3x84: a0e641e6
+ F3xD4: c3310f24
+ F3xD8: 03001c14
+ F3xDC: 00005428
+setup_remote_node: 01 done
+Start node 01 done.
+POST: 0x36
+core0 started: 01
+
+Begin FIDVID MSR 0xc0010071 0x20a600e4 0x38005044
+POST: 0x39
+POST: 0x3a
+End FIDVIDMSR 0xc0010071 0x20a600e4 0x38003803
+start_other_cores()
+init node: 00 cores: 03
+Start other core - nodeid: 00 cores: 03
+init node: 01 cores: 03
+Start other core - nodeid: 01 cores: 03
+POST: 0x37
+started ap apicid: * AP 01started
+* AP 02started
+* AP 03started
+* AP 05started
+* AP 06started
+* AP 07started
+
+set_ck804_base_unit_id()
+POST: 0x38
+POST: 0x3b
+fill_mem_ctrl()
+POST: 0x3d
+enable_smbus()
+SMBus controller enabled
+POST: 0x40
+raminit_amdmct()
+raminit_amdmct begin:
+mctAutoInitMCT_D: mct_init Node 00000000
+mctAutoInitMCT_D: clear_legacy_Mode
+mctAutoInitMCT_D: mct_InitialMCT_D
+ mct_InitialMCT_D: Set Cl, Wb
+mctAutoInitMCT_D: mctSMBhub_Init
+activate_spd_rom() for node 00
+enable_spd_node0()
+mctAutoInitMCT_D: mct_initDCT
+ mct_initDCT: DCTInit_D 0
+ DIMMPresence: i=00000000
+ DIMMPresence: smbaddr=00000050
+ DIMMPresence: i=00000001
+ DIMMPresence: smbaddr=00000051
+ DIMMPresence: i=00000002
+ DIMMPresence: smbaddr=00000052
+ DIMMPresence: i=00000003
+ DIMMPresence: smbaddr=00000053
+ DIMMPresence: i=00000004
+ DIMMPresence: smbaddr=00000054
+ DIMMPresence: i=00000005
+ DIMMPresence: smbaddr=00000055
+ DIMMPresence: i=00000006
+ DIMMPresence: smbaddr=00000056
+ DIMMPresence: i=00000007
+ DIMMPresence: smbaddr=00000057
+ DIMMPresence: DIMMValid=000000c0
+ DIMMPresence: DIMMPresent=000000c0
+ DIMMPresence: RegDIMMPresent=000000c0
+ DIMMPresence: DimmECCPresent=000000c0
+ DIMMPresence: DimmPARPresent=000000c0
+ DIMMPresence: Dimmx4Present=00000000
+ DIMMPresence: Dimmx8Present=000000c0
+ DIMMPresence: Dimmx16Present=00000000
+ DIMMPresence: DimmPlPresent=000000c0
+ DIMMPresence: DimmDRPresent=000000c0
+ DIMMPresence: DimmQRPresent=00000000
+ DIMMPresence: DATAload[0]=00000002
+ DIMMPresence: MAload[0]=00000010
+ DIMMPresence: MAdimms[0]=00000001
+ DIMMPresence: DATAload[1]=00000002
+ DIMMPresence: MAload[1]=00000010
+ DIMMPresence: MAdimms[1]=00000001
+ DIMMPresence: Status 00001007
+ DIMMPresence: ErrStatus 00000000
+ DIMMPresence: ErrCode 00000000
+ DIMMPresence: Done
+ DCTInit_D: mct_DIMMPresence Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+SPDCalcWidth: Status 00001007
+SPDCalcWidth: ErrStatus 00000010
+SPDCalcWidth: ErrCode 00000000
+SPDCalcWidth: Done
+ DCTInit_D: mct_SPDCalcWidth Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+mctGet_MaxLoadFreq: Channel 1: 1 DIMM(s) detected
+mctGet_MaxLoadFreq: Channel 2: 1 DIMM(s) detected
+SPDGetTCL_D: DIMMCASL 00000003
+SPDGetTCL_D: DIMMAutoSpeed 00000003
+SPDGetTCL_D: Status 00001007
+SPDGetTCL_D: ErrStatus 00000010
+SPDGetTCL_D: ErrCode 00000000
+SPDGetTCL_D: Done
+AutoCycTiming: DramTimingLo 0069ca24
+AutoCycTiming: DramTimingHi 40020300
+AutoCycTiming: Status 00001007
+AutoCycTiming: ErrStatus 00000010
+AutoCycTiming: ErrCode 00000000
+AutoCycTiming: Done
+ DCTInit_D: AutoCycTiming_D Done
+AutoConfig_D: DCT: 00000000
+SPDSetBanks: Status 00001007
+SPDSetBanks: ErrStatus 00000010
+SPDSetBanks: ErrCode 00000000
+SPDSetBanks: Done
+AfterStitch DCT0 and DCT1: DRAM Controller Select Low Register = 00008003
+AfterStitch DCT0 and DCT1: DRAM Controller Select High Register = 00008000
+AfterStitch pDCTstat->NodeSysBase = 00000000
+mct_AfterStitchMemory: pDCTstat->NodeSysLimit 007fffff
+StitchMemory: Status 00001007
+StitchMemory: ErrStatus 00000010
+StitchMemory: ErrCode 00000000
+StitchMemory: Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+InterleaveBanks_D: Status 00001007
+InterleaveBanks_D: ErrStatus 00000010
+InterleaveBanks_D: ErrCode 00000000
+InterleaveBanks_D: Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+DramTimingLo: val=00000008
+DramTimingLo: val=00000008
+DramTimingLo: val=00000006
+DramTimingLo: val=00000004
+DramTimingLo: val=00000002
+DramTimingLo: val=00000000
+DramTimingLo: val=00000008
+DramTimingLo: val=00000008
+AutoConfig_D: DramControl: 00000005
+AutoConfig_D: DramTimingLo: fb69ca24
+AutoConfig_D: DramConfigMisc: 00000000
+AutoConfig_D: DramConfigMisc2: 00000002
+AutoConfig_D: DramConfigLo: 08080110
+AutoConfig_D: DramConfigHi: 6f48800a
+AutoConfig: Status 00001007
+AutoConfig: ErrStatus 00000010
+AutoConfig: ErrCode 00000000
+AutoConfig: Done
+ DCTInit_D: AutoConfig_D Done
+dct: 00000000
+Speed: 00000003
+CH_ODC_CTL: 20111222
+CH_ADDR_TMG: 00000000
+ DCTInit_D: PlatformSpec_D Done
+ DCTInit_D: StartupDCT_D
+ StartupDCT_D: MemClkFreqVal
+ StartupDCT_D: DqsRcvEnTrain set
+ StartupDCT_D: DramInit
+ mct_initDCT: DCTInit_D 1
+ DCTInit_D: mct_DIMMPresence Done
+SPDCalcWidth: Status 00001007
+SPDCalcWidth: ErrStatus 00000010
+SPDCalcWidth: ErrCode 00000000
+SPDCalcWidth: Done
+ DCTInit_D: mct_SPDCalcWidth Done
+AutoCycTiming: DramTimingLo 0069ca24
+AutoCycTiming: DramTimingHi 40020300
+AutoCycTiming: Status 00001007
+AutoCycTiming: ErrStatus 00000010
+AutoCycTiming: ErrCode 00000000
+AutoCycTiming: Done
+ DCTInit_D: AutoCycTiming_D Done
+AutoConfig_D: DCT: 00000001
+SPDSetBanks: Status 00001007
+SPDSetBanks: ErrStatus 00000010
+SPDSetBanks: ErrCode 00000000
+SPDSetBanks: Done
+AfterStitch pDCTstat->NodeSysBase = 00000000
+mct_AfterStitchMemory: pDCTstat->NodeSysLimit 00fffffe
+StitchMemory: Status 00001007
+StitchMemory: ErrStatus 00000010
+StitchMemory: ErrCode 00000000
+StitchMemory: Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+InterleaveBanks_D: Status 00001007
+InterleaveBanks_D: ErrStatus 00000010
+InterleaveBanks_D: ErrCode 00000000
+InterleaveBanks_D: Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+DramTimingLo: val=00000008
+DramTimingLo: val=00000008
+DramTimingLo: val=00000006
+DramTimingLo: val=00000004
+DramTimingLo: val=00000002
+DramTimingLo: val=00000000
+DramTimingLo: val=00000008
+DramTimingLo: val=00000008
+AutoConfig_D: DramControl: 00000005
+AutoConfig_D: DramTimingLo: fb69ca24
+AutoConfig_D: DramConfigMisc: 00000000
+AutoConfig_D: DramConfigMisc2: 00000002
+AutoConfig_D: DramConfigLo: 08080110
+AutoConfig_D: DramConfigHi: 6f48800a
+AutoConfig: Status 00001007
+AutoConfig: ErrStatus 00000010
+AutoConfig: ErrCode 00000000
+AutoConfig: Done
+ DCTInit_D: AutoConfig_D Done
+dct: 00000001
+Speed: 00000003
+CH_ODC_CTL: 20111222
+CH_ADDR_TMG: 00000000
+ DCTInit_D: PlatformSpec_D Done
+ DCTInit_D: StartupDCT_D
+ StartupDCT_D: MemClkFreqVal
+ StartupDCT_D: DqsRcvEnTrain set
+ StartupDCT_D: DramInit
+mctAutoInitMCT_D: mct_init Node 00000001
+mctAutoInitMCT_D: clear_legacy_Mode
+mctAutoInitMCT_D: mct_InitialMCT_D
+ mct_InitialMCT_D: Set Cl, Wb
+mctAutoInitMCT_D: mctSMBhub_Init
+activate_spd_rom() for node 01
+enable_spd_node1()
+mctAutoInitMCT_D: mct_initDCT
+ mct_initDCT: DCTInit_D 0
+ DIMMPresence: i=00000000
+ DIMMPresence: smbaddr=00000050
+ DIMMPresence: i=00000001
+ DIMMPresence: smbaddr=00000051
+ DIMMPresence: i=00000002
+ DIMMPresence: smbaddr=00000052
+ DIMMPresence: i=00000003
+ DIMMPresence: smbaddr=00000053
+ DIMMPresence: i=00000004
+ DIMMPresence: smbaddr=00000054
+ DIMMPresence: i=00000005
+ DIMMPresence: smbaddr=00000055
+ DIMMPresence: i=00000006
+ DIMMPresence: smbaddr=00000056
+ DIMMPresence: i=00000007
+ DIMMPresence: smbaddr=00000057
+ DIMMPresence: DIMMValid=00000001
+ DIMMPresence: DIMMPresent=00000001
+ DIMMPresence: RegDIMMPresent=00000001
+ DIMMPresence: DimmECCPresent=00000001
+ DIMMPresence: DimmPARPresent=00000001
+ DIMMPresence: Dimmx4Present=00000001
+ DIMMPresence: Dimmx8Present=00000000
+ DIMMPresence: Dimmx16Present=00000000
+ DIMMPresence: DimmPlPresent=00000001
+ DIMMPresence: DimmDRPresent=00000000
+ DIMMPresence: DimmQRPresent=00000000
+ DIMMPresence: DATAload[0]=00000001
+ DIMMPresence: MAload[0]=00000010
+ DIMMPresence: MAdimms[0]=00000001
+ DIMMPresence: DATAload[1]=00000000
+ DIMMPresence: MAload[1]=00000000
+ DIMMPresence: MAdimms[1]=00000000
+ DIMMPresence: Status 00001007
+ DIMMPresence: ErrStatus 00000000
+ DIMMPresence: ErrCode 00000000
+ DIMMPresence: Done
+ DCTInit_D: mct_DIMMPresence Done
+SPDCalcWidth: Status 00001007
+SPDCalcWidth: ErrStatus 00000000
+SPDCalcWidth: ErrCode 00000000
+SPDCalcWidth: Done
+ DCTInit_D: mct_SPDCalcWidth Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+mctGet_MaxLoadFreq: Channel 1: 1 DIMM(s) detected
+mctGet_MaxLoadFreq: Channel 2: 0 DIMM(s) detected
+SPDGetTCL_D: DIMMCASL 00000003
+SPDGetTCL_D: DIMMAutoSpeed 00000003
+SPDGetTCL_D: Status 00001007
+SPDGetTCL_D: ErrStatus 00000000
+SPDGetTCL_D: ErrCode 00000000
+SPDGetTCL_D: Done
+AutoCycTiming: DramTimingLo 0069ca24
+AutoCycTiming: DramTimingHi 00120300
+AutoCycTiming: Status 00001007
+AutoCycTiming: ErrStatus 00000000
+AutoCycTiming: ErrCode 00000000
+AutoCycTiming: Done
+ DCTInit_D: AutoCycTiming_D Done
+AutoConfig_D: DCT: 00000000
+SPDSetBanks: Status 00001007
+SPDSetBanks: ErrStatus 00000000
+SPDSetBanks: ErrCode 00000000
+SPDSetBanks: Done
+AfterStitch pDCTstat->NodeSysBase = 01000000
+mct_AfterStitchMemory: pDCTstat->NodeSysLimit 003fffff
+StitchMemory: Status 00001007
+StitchMemory: ErrStatus 00000000
+StitchMemory: ErrCode 00000000
+StitchMemory: Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+InterleaveBanks_D: Status 00001007
+InterleaveBanks_D: ErrStatus 00000000
+InterleaveBanks_D: ErrCode 00000000
+InterleaveBanks_D: Done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+DramTimingLo: val=00000008
+DramTimingLo: val=00000008
+DramTimingLo: val=00000006
+DramTimingLo: val=00000004
+DramTimingLo: val=00000002
+DramTimingLo: val=00000000
+DramTimingLo: val=00000008
+DramTimingLo: val=00000008
+AutoConfig_D: DramControl: 00000005
+AutoConfig_D: DramTimingLo: df69ca24
+AutoConfig_D: DramConfigMisc: 00000000
+AutoConfig_D: DramConfigMisc2: 00000002
+AutoConfig_D: DramConfigLo: 08081110
+AutoConfig_D: DramConfigHi: 6f48800a
+AutoConfig: Status 00001007
+AutoConfig: ErrStatus 00000000
+AutoConfig: ErrCode 00000000
+AutoConfig: Done
+ DCTInit_D: AutoConfig_D Done
+dct: 00000000
+Speed: 00000003
+CH_ODC_CTL: 20111222
+CH_ADDR_TMG: 00000000
+ DCTInit_D: PlatformSpec_D Done
+ DCTInit_D: StartupDCT_D
+ StartupDCT_D: MemClkFreqVal
+ StartupDCT_D: DqsRcvEnTrain set
+ StartupDCT_D: DramInit
+mctAutoInitMCT_D: mct_init Node 00000002
+mctAutoInitMCT_D: mct_init Node 00000003
+mctAutoInitMCT_D: mct_init Node 00000004
+mctAutoInitMCT_D: mct_init Node 00000005
+mctAutoInitMCT_D: mct_init Node 00000006
+mctAutoInitMCT_D: mct_init Node 00000007
+mctAutoInitMCT_D: SyncDCTsReady_D
+mct_SyncDCTsReady: Node 00000000
+mct_SyncDCTsReady: DramEnabled
+mct_SyncDCTsReady: Node 00000001
+mct_SyncDCTsReady: DramEnabled
+mctAutoInitMCT_D: HTMemMapInit_D
+ Node: 00 base: 00 limit: ffffff BottomIO: e00000
+ Node: 01 base: 1200000 limit: 15fffff BottomIO: e00000
+ Copy dram map from Node 0 to Node 01
+mctAutoInitMCT_D: CPUMemTyping_D
+ CPUMemTyping: Cache32bTOP:00e00000
+ CPUMemTyping: Bottom32bIO:00e00000
+ CPUMemTyping: Bottom40bIO:01600000
+mctAutoInitMCT_D: DQSTiming_D
+DQSTiming_D: mct_BeforeDQSTrain_D:
+DQSTiming_D: TrainReceiverEn_D FirstPass:
+TrainRcvrEn: 1
+TrainRcvrEn: 2
+TrainRcvrEn: 3
+TrainRcvrEn: 4
+ Rank not enabled_D
+ Rank not enabled_D
+ Rank not enabled_D
+ Rank not enabled_D
+ Rank not enabled_D
+ Rank not enabled_D
+TrainRcvrEn: mct_DisableDQSRcvEn_D
+TrainRcvrEn: Status 00001107
+TrainRcvrEn: ErrStatus 00000010
+TrainRcvrEn: ErrCode 00000000
+TrainRcvrEn: Done
+TrainRcvrEn: 1
+TrainRcvrEn: 2
+TrainRcvrEn: 3
+TrainRcvrEn: 4
+ Rank not enabled_D
+ Rank not enabled_D
+ Rank not enabled_D
+TrainRcvrEn: mct_DisableDQSRcvEn_D
+TrainRcvrEn: Status 00001007
+TrainRcvrEn: ErrStatus 00000000
+TrainRcvrEn: ErrCode 00000000
+TrainRcvrEn: Done
+DQSTiming_D: mct_TrainDQSPos_D
+TrainDQSRdWrPos: Status 00001107
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000010
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001107
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000010
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001107
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000010
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001107
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000010
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001007
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000000
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001007
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000000
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001007
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000000
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+TrainDQSRdWrPos: Status 00001007
+TrainDQSRdWrPos: TrainErrors 00000000
+TrainDQSRdWrPos: ErrStatus 00000000
+TrainDQSRdWrPos: ErrCode 00000000
+TrainDQSRdWrPos: Done
+DQSTiming_D: mctSetEccDQSRcvrEn_D
+DQSTiming_D: TrainMaxReadLatency_D
+DQSTiming_D: mct_EndDQSTraining_D
+DQSTiming_D: MCTMemClr_D
+mctAutoInitMCT_D: UMAMemTyping_D
+mctAutoInitMCT_D: :OtherTiming
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+InterleaveNodes_D: Status 00001007
+InterleaveNodes_D: ErrStatus 00000000
+InterleaveNodes_D: ErrCode 00000000
+InterleaveNodes_D: Done
+InterleaveChannels: F2x110 DRAM Controller Select Low Register = 00000584
+InterleaveChannels: F1xF0 DRAM Hole Address Register = e0002003
+InterleaveChannels_D: Node 00000000
+InterleaveChannels_D: Status 00001107
+InterleaveChannels_D: ErrStatus 00000010
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000001
+InterleaveChannels_D: Status 00001007
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000002
+InterleaveChannels_D: Status 00001000
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000003
+InterleaveChannels_D: Status 00001000
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000004
+InterleaveChannels_D: Status 00001000
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000005
+InterleaveChannels_D: Status 00001000
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000006
+InterleaveChannels_D: Status 00001000
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Node 00000007
+InterleaveChannels_D: Status 00001000
+InterleaveChannels_D: ErrStatus 00000000
+InterleaveChannels_D: ErrCode 00000000
+InterleaveChannels_D: Done
+mctAutoInitMCT_D: ECCInit_D
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+ ECC enabled on node: 00000000
+ ECC enabled on node: 00000001
+ECCInit: Node 00000000
+ECCInit: Status 00001107
+ECCInit: ErrStatus 00000010
+ECCInit: ErrCode 00000000
+ECCInit: Done
+ECCInit: Node 00000001
+ECCInit: Status 00001007
+ECCInit: ErrStatus 00000000
+ECCInit: ErrCode 00000000
+ECCInit: Done
+mctAutoInitMCT_D: MCTMemClr_D
+ mct_FinalMCT_D: Clr Cl, Wb
+mctAutoInitMCT_D Done: Global Status: 00000012
+raminit_amdmct end:
+CBMEM: root @ dffff000 254 entries.
+POST: 0x41
+disable_spd()
+enable_msi_mapping()
+Prepare CAR migration and stack regions... Fill [003fd800-003fffff] ... Done
+Copying data from cache to RAM... Copy [000c4000-000c603f] to [003fdfc0 - 003fffff] ... Done
+Switching to use RAM as stack... Top about 003fdfac ... Done
+Disabling cache as ram now
+Prepare ramstage memory region... Fill [00000000-003fd7ff] ...
+
+coreboot-4.0-8544-g0e99044-dirty Wed Mar 25 23:30:53 UTC 2015 ramstage starting...
+POST: 0x39
+CBMEM: recovering 5/254 entries from root @ dffff000
+Moving GDT to dffd9000...ok
+POST: 0x70
+BS: BS_PRE_DEVICE times (us): entry 49 run 0 exit 0
+POST: 0x71
+BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 1 exit 0
+POST: 0x72
+Enumerating buses...
+Show all devs... Before device enumeration.
+Root Device: enabled 1
+CPU_CLUSTER: 0: enabled 1
+APIC: 00: enabled 1
+DOMAIN: 0000: enabled 1
+PCI: 00:18.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:01.0: enabled 1
+PNP: 002e.0: enabled 1
+PNP: 002e.1: enabled 0
+PNP: 002e.2: enabled 1
+PNP: 002e.3: enabled 1
+PNP: 002e.5: enabled 1
+PNP: 002e.7: enabled 0
+PNP: 002e.8: enabled 0
+PNP: 002e.9: enabled 1
+PNP: 002e.a: enabled 0
+PNP: 002e.b: enabled 1
+PCI: 00:01.1: enabled 1
+I2C: 00:50: enabled 1
+I2C: 00:51: enabled 1
+I2C: 00:52: enabled 1
+I2C: 00:53: enabled 1
+I2C: 00:54: enabled 1
+I2C: 00:55: enabled 1
+I2C: 00:56: enabled 1
+I2C: 00:57: enabled 1
+I2C: 00:2f: enabled 1
+PCI: 00:02.0: enabled 1
+PCI: 00:02.1: enabled 1
+PCI: 00:04.0: enabled 0
+PCI: 00:04.1: enabled 0
+PCI: 00:06.0: enabled 1
+PCI: 00:07.0: enabled 1
+PCI: 00:08.0: enabled 1
+PCI: 00:09.0: enabled 1
+PCI: 00:04.0: enabled 1
+PCI: 00:0a.0: enabled 0
+PCI: 00:0b.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:0c.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:0d.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:0e.0: enabled 1
+PCI: 00:0f.0: enabled 0
+PCI: 00:18.1: enabled 1
+PCI: 00:18.2: enabled 1
+PCI: 00:18.3: enabled 1
+PCI: 00:18.4: enabled 1
+PCI: 00:19.0: enabled 1
+PCI: 00:19.1: enabled 1
+PCI: 00:19.2: enabled 1
+PCI: 00:19.3: enabled 1
+PCI: 00:19.4: enabled 1
+Compare with tree...
+Root Device: enabled 1
+ CPU_CLUSTER: 0: enabled 1
+ APIC: 00: enabled 1
+ DOMAIN: 0000: enabled 1
+ PCI: 00:18.0: enabled 1
+ PCI: 00:00.0: enabled 1
+ PCI: 00:01.0: enabled 1
+ PNP: 002e.0: enabled 1
+ PNP: 002e.1: enabled 0
+ PNP: 002e.2: enabled 1
+ PNP: 002e.3: enabled 1
+ PNP: 002e.5: enabled 1
+ PNP: 002e.7: enabled 0
+ PNP: 002e.8: enabled 0
+ PNP: 002e.9: enabled 1
+ PNP: 002e.a: enabled 0
+ PNP: 002e.b: enabled 1
+ PCI: 00:01.1: enabled 1
+ I2C: 00:50: enabled 1
+ I2C: 00:51: enabled 1
+ I2C: 00:52: enabled 1
+ I2C: 00:53: enabled 1
+ I2C: 00:54: enabled 1
+ I2C: 00:55: enabled 1
+ I2C: 00:56: enabled 1
+ I2C: 00:57: enabled 1
+ I2C: 00:2f: enabled 1
+ PCI: 00:02.0: enabled 1
+ PCI: 00:02.1: enabled 1
+ PCI: 00:04.0: enabled 0
+ PCI: 00:04.1: enabled 0
+ PCI: 00:06.0: enabled 1
+ PCI: 00:07.0: enabled 1
+ PCI: 00:08.0: enabled 1
+ PCI: 00:09.0: enabled 1
+ PCI: 00:04.0: enabled 1
+ PCI: 00:0a.0: enabled 0
+ PCI: 00:0b.0: enabled 1
+ PCI: 00:00.0: enabled 1
+ PCI: 00:0c.0: enabled 1
+ PCI: 00:00.0: enabled 1
+ PCI: 00:0d.0: enabled 1
+ PCI: 00:00.0: enabled 1
+ PCI: 00:0e.0: enabled 1
+ PCI: 00:0f.0: enabled 0
+ PCI: 00:18.1: enabled 1
+ PCI: 00:18.2: enabled 1
+ PCI: 00:18.3: enabled 1
+ PCI: 00:18.4: enabled 1
+ PCI: 00:19.0: enabled 1
+ PCI: 00:19.1: enabled 1
+ PCI: 00:19.2: enabled 1
+ PCI: 00:19.3: enabled 1
+ PCI: 00:19.4: enabled 1
+scan_static_bus for Root Device
+setup_bsp_ramtop, TOP MEM: msr.lo = 0xe0000000, msr.hi = 0x00000000
+setup_bsp_ramtop, TOP MEM2: msr.lo = 0x60000000, msr.hi = 0x00000001
+CPU_CLUSTER: 0 enabled
+DOMAIN: 0000 enabled
+CPU_CLUSTER: 0 scanning...
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+ PCI: 00:18.3 siblings=3
+CPU: APIC: 00 enabled
+CPU: APIC: 01 enabled
+CPU: APIC: 02 enabled
+CPU: APIC: 03 enabled
+ PCI: 00:19.3 siblings=3
+CPU: APIC: 04 enabled
+CPU: APIC: 05 enabled
+CPU: APIC: 06 enabled
+CPU: APIC: 07 enabled
+DOMAIN: 0000 scanning...
+PCI: pci_scan_bus for bus 00
+POST: 0x24
+PCI: 00:18.0 [1022/1200] bus ops
+PCI: 00:18.0 [1022/1200] enabled
+PCI: 00:18.1 [1022/1201] enabled
+PCI: 00:18.2 [1022/1202] enabled
+PCI: 00:18.3 [1022/1203] ops
+PCI: 00:18.3 [1022/1203] enabled
+PCI: 00:18.4 [1022/1204] enabled
+PCI: 00:19.0 [1022/1200] bus ops
+PCI: 00:19.0 [1022/1200] enabled
+PCI: 00:19.1 [1022/1201] enabled
+PCI: 00:19.2 [1022/1202] enabled
+PCI: 00:19.3 [1022/1203] ops
+PCI: 00:19.3 [1022/1203] enabled
+PCI: 00:19.4 [1022/1204] enabled
+POST: 0x25
+PCI: 00:00.0 [10de/005e] ops
+PCI: 00:00.0 [10de/005e] enabled
+Capability: type 0x08 @ 0x44
+flags: 0x01e0
+PCI: 00:00.0 count: 000f static_count: 0010
+PCI: 00:00.0 [10de/005e] enabled next_unitid: 0010
+PCI: pci_scan_bus for bus 00
+POST: 0x24
+PCI: 00:00.0 [10de/005e] enabled
+PCI: 00:01.0 [10de/0051] bus ops
+PCI: 00:01.0 [10de/0051] enabled
+PCI: 00:01.1 [10de/0052] bus ops
+PCI: 00:01.1 [10de/0052] enabled
+PCI: 00:02.0 [10de/005a] ops
+PCI: 00:02.0 [10de/005a] enabled
+PCI: 00:02.1 [10de/005b] ops
+PCI: 00:02.1 [10de/005b] enabled
+PCI: 00:04.0 [10de/0059] ops
+PCI: 00:04.0 [10de/0059] disabled
+PCI: 00:04.1 [10de/0058] ops
+PCI: 00:04.1 [10de/0058] disabled
+PCI: 00:06.0 [10de/0053] ops
+PCI: 00:06.0 [10de/0053] enabled
+PCI: 00:07.0 [10de/0054] ops
+PCI: 00:07.0 [10de/0054] enabled
+PCI: 00:08.0 [10de/0055] ops
+PCI: 00:08.0 [10de/0055] enabled
+PCI: 00:09.0 [10de/005c] bus ops
+PCI: 00:09.0 [10de/005c] enabled
+PCI: 00:0b.0 [10de/005d] bus ops
+PCI: 00:0b.0 [10de/005d] enabled
+PCI: 00:0c.0 [10de/005d] bus ops
+PCI: 00:0c.0 [10de/005d] enabled
+PCI: 00:0d.0 [10de/005d] bus ops
+PCI: 00:0d.0 [10de/005d] enabled
+PCI: 00:0e.0 [10de/005d] bus ops
+PCI: 00:0e.0 [10de/005d] enabled
+POST: 0x25
+scan_static_bus for PCI: 00:01.0
+PNP: 002e.0 enabled
+PNP: 002e.1 disabled
+PNP: 002e.2 enabled
+PNP: 002e.3 enabled
+PNP: 002e.5 enabled
+PNP: 002e.7 disabled
+PNP: 002e.8 disabled
+PNP: 002e.9 enabled
+PNP: 002e.a disabled
+PNP: 002e.b enabled
+scan_static_bus for PCI: 00:01.0 done
+scan_static_bus for PCI: 00:01.1
+smbus: PCI: 00:01.1[0]->I2C: 01:50 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:51 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:52 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:53 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:54 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:55 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:56 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:57 enabled
+smbus: PCI: 00:01.1[0]->I2C: 01:2f enabled
+scan_static_bus for PCI: 00:01.1 done
+do_pci_scan_bridge for PCI: 00:09.0
+PCI: pci_scan_bus for bus 01
+POST: 0x24
+PCI: 01:04.0 [18ca/0020] ops
+PCI: 01:04.0 [18ca/0020] enabled
+POST: 0x25
+PCI: pci_scan_bus returning with max=001
+POST: 0x55
+do_pci_scan_bridge returns max 1
+do_pci_scan_bridge for PCI: 00:0b.0
+PCI: pci_scan_bus for bus 02
+POST: 0x24
+PCI: 02:00.0 [14e4/1659] enabled
+POST: 0x25
+PCI: pci_scan_bus returning with max=002
+POST: 0x55
+do_pci_scan_bridge returns max 2
+do_pci_scan_bridge for PCI: 00:0c.0
+PCI: pci_scan_bus for bus 03
+POST: 0x24
+PCI: 03:00.0 [14e4/1659] enabled
+POST: 0x25
+PCI: pci_scan_bus returning with max=003
+POST: 0x55
+do_pci_scan_bridge returns max 3
+do_pci_scan_bridge for PCI: 00:0d.0
+PCI: pci_scan_bus for bus 04
+POST: 0x24
+PCI: Static device PCI: 04:00.0 not found, disabling it.
+POST: 0x25
+PCI: pci_scan_bus returning with max=004
+POST: 0x55
+do_pci_scan_bridge returns max 4
+do_pci_scan_bridge for PCI: 00:0e.0
+PCI: pci_scan_bus for bus 05
+POST: 0x24
+POST: 0x25
+PCI: pci_scan_bus returning with max=005
+POST: 0x55
+do_pci_scan_bridge returns max 5
+PCI: pci_scan_bus returning with max=005
+POST: 0x55
+PCI: pci_scan_bus returning with max=005
+POST: 0x55
+DOMAIN: 0000 passpw: enabled
+DOMAIN: 0000 passpw: enabled
+scan_static_bus for Root Device done
+done
+BS: BS_DEV_ENUMERATE times (us): entry 0 run 1060 exit 0
+POST: 0x73
+found VGA at PCI: 01:04.0
+Setting up VGA for PCI: 01:04.0
+Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:09.0
+Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
+Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
+Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
+Allocating resources...
+Reading resources...
+Root Device read_resources bus 0 link: 0
+CPU_CLUSTER: 0 read_resources bus 0 link: 0
+APIC: 00 missing read_resources
+APIC: 01 missing read_resources
+APIC: 02 missing read_resources
+APIC: 03 missing read_resources
+APIC: 04 missing read_resources
+APIC: 05 missing read_resources
+APIC: 06 missing read_resources
+APIC: 07 missing read_resources
+CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
+DOMAIN: 0000 read_resources bus 0 link: 0
+PCI: 00:18.0 read_resources bus 0 link: 0
+PCI: 00:18.0 read_resources bus 0 link: 0 done
+PCI: 00:18.0 read_resources bus 0 link: 1
+PCI: 00:01.0 read_resources bus 0 link: 0
+PCI: 00:01.0 read_resources bus 0 link: 0 done
+PCI: 00:01.1 read_resources bus 1 link: 0
+I2C: 01:50 missing read_resources
+I2C: 01:51 missing read_resources
+I2C: 01:52 missing read_resources
+I2C: 01:53 missing read_resources
+I2C: 01:54 missing read_resources
+I2C: 01:55 missing read_resources
+I2C: 01:56 missing read_resources
+I2C: 01:57 missing read_resources
+PCI: 00:01.1 read_resources bus 1 link: 0 done
+PCI: 00:01.1 read_resources bus 0 link: 1
+PCI: 00:01.1 read_resources bus 0 link: 1 done
+PCI: 00:09.0 read_resources bus 1 link: 0
+PCI: 00:09.0 read_resources bus 1 link: 0 done
+PCI: 00:0b.0 read_resources bus 2 link: 0
+PCI: 00:0b.0 read_resources bus 2 link: 0 done
+PCI: 00:0c.0 read_resources bus 3 link: 0
+PCI: 00:0c.0 read_resources bus 3 link: 0 done
+PCI: 00:0d.0 read_resources bus 4 link: 0
+PCI: 00:0d.0 read_resources bus 4 link: 0 done
+PCI: 00:0e.0 read_resources bus 5 link: 0
+PCI: 00:0e.0 read_resources bus 5 link: 0 done
+PCI: 00:18.0 read_resources bus 0 link: 1 done
+PCI: 00:18.0 read_resources bus 0 link: 2
+PCI: 00:18.0 read_resources bus 0 link: 2 done
+PCI: 00:18.0 read_resources bus 0 link: 3
+PCI: 00:18.0 read_resources bus 0 link: 3 done
+PCI: 00:18.0 read_resources bus 0 link: 4
+PCI: 00:18.0 read_resources bus 0 link: 4 done
+PCI: 00:18.0 read_resources bus 0 link: 5
+PCI: 00:18.0 read_resources bus 0 link: 5 done
+PCI: 00:18.0 read_resources bus 0 link: 6
+PCI: 00:18.0 read_resources bus 0 link: 6 done
+PCI: 00:18.0 read_resources bus 0 link: 7
+PCI: 00:18.0 read_resources bus 0 link: 7 done
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+PCI: 00:19.0 read_resources bus 0 link: 0
+PCI: 00:19.0 read_resources bus 0 link: 0 done
+PCI: 00:19.0 read_resources bus 0 link: 1
+PCI: 00:19.0 read_resources bus 0 link: 1 done
+PCI: 00:19.0 read_resources bus 0 link: 2
+PCI: 00:19.0 read_resources bus 0 link: 2 done
+PCI: 00:19.0 read_resources bus 0 link: 3
+PCI: 00:19.0 read_resources bus 0 link: 3 done
+PCI: 00:19.0 read_resources bus 0 link: 4
+PCI: 00:19.0 read_resources bus 0 link: 4 done
+PCI: 00:19.0 read_resources bus 0 link: 5
+PCI: 00:19.0 read_resources bus 0 link: 5 done
+PCI: 00:19.0 read_resources bus 0 link: 6
+PCI: 00:19.0 read_resources bus 0 link: 6 done
+PCI: 00:19.0 read_resources bus 0 link: 7
+PCI: 00:19.0 read_resources bus 0 link: 7 done
+DOMAIN: 0000 read_resources bus 0 link: 0 done
+Root Device read_resources bus 0 link: 0 done
+Done reading resources.
+Show resources in subtree (Root Device)...After reading.
+ Root Device child on link 0 CPU_CLUSTER: 0
+ CPU_CLUSTER: 0 child on link 0 APIC: 00
+ APIC: 00
+ APIC: 01
+ APIC: 02
+ APIC: 03
+ APIC: 04
+ APIC: 05
+ APIC: 06
+ APIC: 07
+ DOMAIN: 0000 child on link 0 PCI: 00:18.0
+ DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
+ DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
+ DOMAIN: 0000 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
+ DOMAIN: 0000 resource base 0 size e0000000 align 0 gran 0 limit 0 flags e0004200 index 7
+ PCI: 00:18.0
+ PCI: 00:18.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80100 index 110d8
+ PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 81200 index 110b8
+ PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 80200 index 110b0
+ PCI: 00:00.0
+ PCI: 00:01.0 child on link 0 PNP: 002e.0
+ PCI: 00:01.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 10
+ PCI: 00:01.0 resource base fec00000 size 1000 align 12 gran 12 limit ffffffff flags c0000200 index 14
+ PCI: 00:01.0 resource base fed00000 size 1000 align 12 gran 12 limit ffffffff flags c0000200 index 44
+ PCI: 00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 60
+ PCI: 00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 64
+ PCI: 00:01.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 68
+ PCI: 00:01.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
+ PCI: 00:01.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
+ PNP: 002e.0
+ PNP: 002e.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
+ PNP: 002e.0 resource base 6 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+ PNP: 002e.0 resource base 2 size 1 align 0 gran 0 limit 0 flags c0000800 index 74
+ PNP: 002e.1
+ PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
+ PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+ PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
+ PNP: 002e.2
+ PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
+ PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+ PNP: 002e.3
+ PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags c0000100 index 60
+ PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+ PNP: 002e.3 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000500 index f1
+ PNP: 002e.5
+ PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 60
+ PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 62
+ PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+ PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
+ PNP: 002e.5 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+ PNP: 002e.7
+ PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
+ PNP: 002e.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
+ PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+ PNP: 002e.8
+ PNP: 002e.9
+ PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 30
+ PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+ PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f1
+ PNP: 002e.a
+ PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+ PNP: 002e.b
+ PNP: 002e.b resource base 290 size 8 align 3 gran 3 limit fff flags c0000100 index 60
+ PNP: 002e.b resource base 5 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
+ PCI: 00:01.1 child on link 0 I2C: 01:50
+ PCI: 00:01.1 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 10
+ PCI: 00:01.1 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
+ PCI: 00:01.1 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 24
+ I2C: 01:50
+ I2C: 01:51
+ I2C: 01:52
+ I2C: 01:53
+ I2C: 01:54
+ I2C: 01:55
+ I2C: 01:56
+ I2C: 01:57
+ I2C: 01:2f
+ PCI: 00:02.0
+ PCI: 00:02.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
+ PCI: 00:02.1
+ PCI: 00:02.1 resource base 0 size 100 align 8 gran 8 limit ffffffff flags 200 index 10
+ PCI: 00:04.0
+ PCI: 00:04.1
+ PCI: 00:06.0
+ PCI: 00:06.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
+ PCI: 00:07.0
+ PCI: 00:07.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
+ PCI: 00:07.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
+ PCI: 00:07.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
+ PCI: 00:07.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
+ PCI: 00:07.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
+ PCI: 00:07.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 24
+ PCI: 00:08.0
+ PCI: 00:08.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
+ PCI: 00:08.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
+ PCI: 00:08.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
+ PCI: 00:08.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
+ PCI: 00:08.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
+ PCI: 00:08.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 24
+ PCI: 00:09.0 child on link 0 PCI: 01:04.0
+ PCI: 00:09.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
+ PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
+ PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+ PCI: 01:04.0
+ PCI: 01:04.0 resource base 0 size 4000000 align 26 gran 26 limit ffffffff flags 1200 index 10
+ PCI: 01:04.0 resource base 0 size 40000 align 18 gran 18 limit ffffffff flags 200 index 14
+ PCI: 01:04.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 18
+ PCI: 00:0a.0
+ PCI: 00:0b.0 child on link 0 PCI: 02:00.0
+ PCI: 00:0b.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+ PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+ PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+ PCI: 02:00.0
+ PCI: 02:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
+ PCI: 00:0c.0 child on link 0 PCI: 03:00.0
+ PCI: 00:0c.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+ PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+ PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+ PCI: 03:00.0
+ PCI: 03:00.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
+ PCI: 00:0d.0 child on link 0 PCI: 04:00.0
+ PCI: 00:0d.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+ PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+ PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+ PCI: 04:00.0
+ PCI: 00:0e.0
+ PCI: 00:0e.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
+ PCI: 00:0e.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
+ PCI: 00:0e.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
+ PCI: 00:0f.0
+ PCI: 00:18.1
+ PCI: 00:18.2
+ PCI: 00:18.3
+ PCI: 00:18.4
+ PCI: 00:19.0
+ PCI: 00:19.1
+ PCI: 00:19.2
+ PCI: 00:19.3
+ PCI: 00:19.4
+DOMAIN: 0000 compute_resources_io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
+PCI: 00:18.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
+PCI: 00:09.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
+PCI: 01:04.0 18 * [0x0 - 0x7f] io
+PCI: 00:09.0 compute_resources_io: base: 80 size: 1000 align: 12 gran: 12 limit: ffff done
+PCI: 00:0b.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0b.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:0c.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0c.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:0d.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0d.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:0e.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
+PCI: 00:0e.0 compute_resources_io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
+PCI: 00:09.0 1c * [0x0 - 0xfff] io
+PCI: 00:01.0 60 * [0x1000 - 0x10ff] io
+PCI: 00:01.0 64 * [0x1400 - 0x14ff] io
+PCI: 00:01.0 68 * [0x1800 - 0x18ff] io
+PCI: 00:01.0 10 * [0x1c00 - 0x1c7f] io
+PCI: 00:01.1 20 * [0x1c80 - 0x1cbf] io
+PCI: 00:01.1 24 * [0x1cc0 - 0x1cff] io
+PCI: 00:01.1 10 * [0x2000 - 0x201f] io
+PCI: 00:06.0 20 * [0x2020 - 0x202f] io
+PCI: 00:07.0 20 * [0x2030 - 0x203f] io
+PCI: 00:08.0 20 * [0x2040 - 0x204f] io
+PCI: 00:07.0 10 * [0x2050 - 0x2057] io
+PCI: 00:07.0 18 * [0x2058 - 0x205f] io
+PCI: 00:08.0 10 * [0x2060 - 0x2067] io
+PCI: 00:08.0 18 * [0x2068 - 0x206f] io
+PCI: 00:07.0 14 * [0x2070 - 0x2073] io
+PCI: 00:07.0 1c * [0x2074 - 0x2077] io
+PCI: 00:08.0 14 * [0x2078 - 0x207b] io
+PCI: 00:08.0 1c * [0x207c - 0x207f] io
+PCI: 00:18.0 compute_resources_io: base: 2080 size: 3000 align: 12 gran: 12 limit: ffff done
+PCI: 00:18.0 110d8 * [0x0 - 0x2fff] io
+DOMAIN: 0000 compute_resources_io: base: 3000 size: 3000 align: 12 gran: 0 limit: ffff done
+DOMAIN: 0000 compute_resources_mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
+PCI: 00:18.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffff
+PCI: 00:09.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 01:04.0 10 * [0x0 - 0x3ffffff] prefmem
+PCI: 00:09.0 compute_resources_prefmem: base: 4000000 size: 4000000 align: 26 gran: 20 limit: ffffffff done
+PCI: 00:0b.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0b.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:0c.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0c.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:0d.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0d.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:0e.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
+PCI: 00:0e.0 compute_resources_prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
+PCI: 00:09.0 24 * [0x0 - 0x3ffffff] prefmem
+PCI: 00:18.0 compute_resources_prefmem: base: 4000000 size: 4000000 align: 26 gran: 20 limit: ffffffff done
+PCI: 00:18.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffff
+PCI: 00:09.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 01:04.0 14 * [0x0 - 0x3ffff] mem
+PCI: 00:09.0 compute_resources_mem: base: 40000 size: 100000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0b.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 02:00.0 10 * [0x0 - 0xffff] mem
+PCI: 00:0b.0 compute_resources_mem: base: 10000 size: 100000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0c.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 03:00.0 10 * [0x0 - 0xffff] mem
+PCI: 00:0c.0 compute_resources_mem: base: 10000 size: 100000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0d.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 00:0d.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:0e.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
+PCI: 00:0e.0 compute_resources_mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:09.0 20 * [0x0 - 0xfffff] mem
+PCI: 00:0b.0 20 * [0x100000 - 0x1fffff] mem
+PCI: 00:0c.0 20 * [0x200000 - 0x2fffff] mem
+PCI: 00:02.0 10 * [0x300000 - 0x300fff] mem
+PCI: 00:07.0 24 * [0x301000 - 0x301fff] mem
+PCI: 00:08.0 24 * [0x302000 - 0x302fff] mem
+PCI: 00:02.1 10 * [0x303000 - 0x3030ff] mem
+PCI: 00:18.0 compute_resources_mem: base: 303100 size: 400000 align: 20 gran: 20 limit: ffffffff done
+PCI: 00:18.0 110b8 * [0x0 - 0x3ffffff] prefmem
+PCI: 00:18.0 110b0 * [0x4000000 - 0x43fffff] mem
+DOMAIN: 0000 compute_resources_mem: base: 4400000 size: 4400000 align: 26 gran: 0 limit: ffffffff done
+avoid_fixed_resources: DOMAIN: 0000
+avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
+avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
+constrain_resources: DOMAIN: 0000
+constrain_resources: PCI: 00:18.0
+constrain_resources: PCI: 00:00.0
+constrain_resources: PCI: 00:01.0
+constrain_resources: PNP: 002e.0
+constrain_resources: PNP: 002e.2
+constrain_resources: PNP: 002e.3
+constrain_resources: PNP: 002e.5
+constrain_resources: PNP: 002e.9
+constrain_resources: PNP: 002e.b
+constrain_resources: PCI: 00:01.1
+constrain_resources: I2C: 01:50
+constrain_resources: I2C: 01:51
+constrain_resources: I2C: 01:52
+constrain_resources: I2C: 01:53
+constrain_resources: I2C: 01:54
+constrain_resources: I2C: 01:55
+constrain_resources: I2C: 01:56
+constrain_resources: I2C: 01:57
+constrain_resources: I2C: 01:2f
+constrain_resources: PCI: 00:02.0
+constrain_resources: PCI: 00:02.1
+constrain_resources: PCI: 00:06.0
+constrain_resources: PCI: 00:07.0
+constrain_resources: PCI: 00:08.0
+constrain_resources: PCI: 00:09.0
+constrain_resources: PCI: 01:04.0
+constrain_resources: PCI: 00:0b.0
+constrain_resources: PCI: 02:00.0
+constrain_resources: PCI: 00:0c.0
+constrain_resources: PCI: 03:00.0
+constrain_resources: PCI: 00:0d.0
+constrain_resources: PCI: 00:0e.0
+constrain_resources: PCI: 00:18.1
+constrain_resources: PCI: 00:18.2
+constrain_resources: PCI: 00:18.3
+constrain_resources: PCI: 00:18.4
+constrain_resources: PCI: 00:19.0
+constrain_resources: PCI: 00:19.1
+constrain_resources: PCI: 00:19.2
+constrain_resources: PCI: 00:19.3
+constrain_resources: PCI: 00:19.4
+avoid_fixed_resources2: DOMAIN: 0000@10000000 limit 0000ffff
+ lim->base 00001000 lim->limit 0000ffff
+avoid_fixed_resources2: DOMAIN: 0000@10000100 limit ffffffff
+ lim->base 00000000 lim->limit febfffff
+Setting resources...
+DOMAIN: 0000 allocate_resources_io: base:1000 size:3000 align:12 gran:0 limit:ffff
+Assigned: PCI: 00:18.0 110d8 * [0x1000 - 0x3fff] io
+DOMAIN: 0000 allocate_resources_io: next_base: 4000 size: 3000 align: 12 gran: 0 done
+PCI: 00:18.0 allocate_resources_io: base:1000 size:3000 align:12 gran:12 limit:ffff
+Assigned: PCI: 00:09.0 1c * [0x1000 - 0x1fff] io
+Assigned: PCI: 00:01.0 60 * [0x2000 - 0x20ff] io
+Assigned: PCI: 00:01.0 64 * [0x2400 - 0x24ff] io
+Assigned: PCI: 00:01.0 68 * [0x2800 - 0x28ff] io
+Assigned: PCI: 00:01.0 10 * [0x2c00 - 0x2c7f] io
+Assigned: PCI: 00:01.1 20 * [0x2c80 - 0x2cbf] io
+Assigned: PCI: 00:01.1 24 * [0x2cc0 - 0x2cff] io
+Assigned: PCI: 00:01.1 10 * [0x3000 - 0x301f] io
+Assigned: PCI: 00:06.0 20 * [0x3020 - 0x302f] io
+Assigned: PCI: 00:07.0 20 * [0x3030 - 0x303f] io
+Assigned: PCI: 00:08.0 20 * [0x3040 - 0x304f] io
+Assigned: PCI: 00:07.0 10 * [0x3050 - 0x3057] io
+Assigned: PCI: 00:07.0 18 * [0x3058 - 0x305f] io
+Assigned: PCI: 00:08.0 10 * [0x3060 - 0x3067] io
+Assigned: PCI: 00:08.0 18 * [0x3068 - 0x306f] io
+Assigned: PCI: 00:07.0 14 * [0x3070 - 0x3073] io
+Assigned: PCI: 00:07.0 1c * [0x3074 - 0x3077] io
+Assigned: PCI: 00:08.0 14 * [0x3078 - 0x307b] io
+Assigned: PCI: 00:08.0 1c * [0x307c - 0x307f] io
+PCI: 00:18.0 allocate_resources_io: next_base: 3080 size: 3000 align: 12 gran: 12 done
+PCI: 00:09.0 allocate_resources_io: base:1000 size:1000 align:12 gran:12 limit:ffff
+Assigned: PCI: 01:04.0 18 * [0x1000 - 0x107f] io
+PCI: 00:09.0 allocate_resources_io: next_base: 1080 size: 1000 align: 12 gran: 12 done
+PCI: 00:0b.0 allocate_resources_io: base:ffff size:0 align:12 gran:12 limit:ffff
+PCI: 00:0b.0 allocate_resources_io: next_base: ffff size: 0 align: 12 gran: 12 done
+PCI: 00:0c.0 allocate_resources_io: base:ffff size:0 align:12 gran:12 limit:ffff
+PCI: 00:0c.0 allocate_resources_io: next_base: ffff size: 0 align: 12 gran: 12 done
+PCI: 00:0d.0 allocate_resources_io: base:ffff size:0 align:12 gran:12 limit:ffff
+PCI: 00:0d.0 allocate_resources_io: next_base: ffff size: 0 align: 12 gran: 12 done
+PCI: 00:0e.0 allocate_resources_io: base:ffff size:0 align:12 gran:12 limit:ffff
+PCI: 00:0e.0 allocate_resources_io: next_base: ffff size: 0 align: 12 gran: 12 done
+DOMAIN: 0000 allocate_resources_mem: base:f8000000 size:4400000 align:26 gran:0 limit:febfffff
+Assigned: PCI: 00:18.0 110b8 * [0xf8000000 - 0xfbffffff] prefmem
+Assigned: PCI: 00:18.0 110b0 * [0xfc000000 - 0xfc3fffff] mem
+DOMAIN: 0000 allocate_resources_mem: next_base: fc400000 size: 4400000 align: 26 gran: 0 done
+PCI: 00:18.0 allocate_resources_prefmem: base:f8000000 size:4000000 align:26 gran:20 limit:febfffff
+Assigned: PCI: 00:09.0 24 * [0xf8000000 - 0xfbffffff] prefmem
+PCI: 00:18.0 allocate_resources_prefmem: next_base: fc000000 size: 4000000 align: 26 gran: 20 done
+PCI: 00:09.0 allocate_resources_prefmem: base:f8000000 size:4000000 align:26 gran:20 limit:febfffff
+Assigned: PCI: 01:04.0 10 * [0xf8000000 - 0xfbffffff] prefmem
+PCI: 00:09.0 allocate_resources_prefmem: next_base: fc000000 size: 4000000 align: 26 gran: 20 done
+PCI: 00:0b.0 allocate_resources_prefmem: base:febfffff size:0 align:20 gran:20 limit:febfffff
+PCI: 00:0b.0 allocate_resources_prefmem: next_base: febfffff size: 0 align: 20 gran: 20 done
+PCI: 00:0c.0 allocate_resources_prefmem: base:febfffff size:0 align:20 gran:20 limit:febfffff
+PCI: 00:0c.0 allocate_resources_prefmem: next_base: febfffff size: 0 align: 20 gran: 20 done
+PCI: 00:0d.0 allocate_resources_prefmem: base:febfffff size:0 align:20 gran:20 limit:febfffff
+PCI: 00:0d.0 allocate_resources_prefmem: next_base: febfffff size: 0 align: 20 gran: 20 done
+PCI: 00:0e.0 allocate_resources_prefmem: base:febfffff size:0 align:20 gran:20 limit:febfffff
+PCI: 00:0e.0 allocate_resources_prefmem: next_base: febfffff size: 0 align: 20 gran: 20 done
+PCI: 00:18.0 allocate_resources_mem: base:fc000000 size:400000 align:20 gran:20 limit:febfffff
+Assigned: PCI: 00:09.0 20 * [0xfc000000 - 0xfc0fffff] mem
+Assigned: PCI: 00:0b.0 20 * [0xfc100000 - 0xfc1fffff] mem
+Assigned: PCI: 00:0c.0 20 * [0xfc200000 - 0xfc2fffff] mem
+Assigned: PCI: 00:02.0 10 * [0xfc300000 - 0xfc300fff] mem
+Assigned: PCI: 00:07.0 24 * [0xfc301000 - 0xfc301fff] mem
+Assigned: PCI: 00:08.0 24 * [0xfc302000 - 0xfc302fff] mem
+Assigned: PCI: 00:02.1 10 * [0xfc303000 - 0xfc3030ff] mem
+PCI: 00:18.0 allocate_resources_mem: next_base: fc303100 size: 400000 align: 20 gran: 20 done
+PCI: 00:09.0 allocate_resources_mem: base:fc000000 size:100000 align:20 gran:20 limit:febfffff
+Assigned: PCI: 01:04.0 14 * [0xfc000000 - 0xfc03ffff] mem
+PCI: 00:09.0 allocate_resources_mem: next_base: fc040000 size: 100000 align: 20 gran: 20 done
+PCI: 00:0b.0 allocate_resources_mem: base:fc100000 size:100000 align:20 gran:20 limit:febfffff
+Assigned: PCI: 02:00.0 10 * [0xfc100000 - 0xfc10ffff] mem
+PCI: 00:0b.0 allocate_resources_mem: next_base: fc110000 size: 100000 align: 20 gran: 20 done
+PCI: 00:0c.0 allocate_resources_mem: base:fc200000 size:100000 align:20 gran:20 limit:febfffff
+Assigned: PCI: 03:00.0 10 * [0xfc200000 - 0xfc20ffff] mem
+PCI: 00:0c.0 allocate_resources_mem: next_base: fc210000 size: 100000 align: 20 gran: 20 done
+PCI: 00:0d.0 allocate_resources_mem: base:febfffff size:0 align:20 gran:20 limit:febfffff
+PCI: 00:0d.0 allocate_resources_mem: next_base: febfffff size: 0 align: 20 gran: 20 done
+PCI: 00:0e.0 allocate_resources_mem: base:febfffff size:0 align:20 gran:20 limit:febfffff
+PCI: 00:0e.0 allocate_resources_mem: next_base: febfffff size: 0 align: 20 gran: 20 done
+Root Device assign_resources, bus 0 link: 0
+0: mmio_basek=00380000, basek=00400000, limitk=00480000
+1: mmio_basek=00380000, basek=00480000, limitk=00580000
+DOMAIN: 0000 assign_resources, bus 0 link: 0
+VGA: PCI: 00:18.0 (aka node 0) link 1 has VGA device
+PCI: 00:18.0 110d8 <- [0x0000001000 - 0x0000003fff] size 0x00003000 gran 0x0c io <node 0 link 1>
+PCI: 00:18.0 110b8 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x14 prefmem <node 0 link 1>
+PCI: 00:18.0 110b0 <- [0x00fc000000 - 0x00fc3fffff] size 0x00400000 gran 0x14 mem <node 0 link 1>
+PCI: 00:18.0 assign_resources, bus 0 link: 1
+PCI: 00:01.0 10 <- [0x0000002c00 - 0x0000002c7f] size 0x00000080 gran 0x07 io
+PCI: 00:01.0 60 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io
+PCI: 00:01.0 64 <- [0x0000002400 - 0x00000024ff] size 0x00000100 gran 0x08 io
+PCI: 00:01.0 68 <- [0x0000002800 - 0x00000028ff] size 0x00000100 gran 0x08 io
+PCI: 00:01.0 assign_resources, bus 0 link: 0
+PNP: 002e.0 60 <- [0x00000003f0 - 0x00000003f7] size 0x00000008 gran 0x03 io
+PNP: 002e.0 70 <- [0x0000000006 - 0x0000000006] size 0x00000001 gran 0x00 irq
+PNP: 002e.0 74 <- [0x0000000002 - 0x0000000002] size 0x00000001 gran 0x00 drq
+PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
+PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
+PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
+PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
+PNP: 002e.3 f1 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 io
+PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
+PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
+PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
+PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
+ERROR: PNP: 002e.5 f0 irq size: 0x0000000001 not assigned
+ERROR: PNP: 002e.9 30 irq size: 0x0000000001 not assigned
+ERROR: PNP: 002e.9 f0 irq size: 0x0000000001 not assigned
+ERROR: PNP: 002e.9 f1 irq size: 0x0000000001 not assigned
+PNP: 002e.b 60 <- [0x0000000290 - 0x0000000297] size 0x00000008 gran 0x03 io
+PNP: 002e.b 70 <- [0x0000000005 - 0x0000000005] size 0x00000001 gran 0x00 irq
+PCI: 00:01.0 assign_resources, bus 0 link: 0
+PCI: 00:01.0 14 <- [0x00fec00000 - 0x00fec00fff] size 0x00001000 gran 0x0c mem
+PCI: 00:01.0 44 <- [0x00fed00000 - 0x00fed00fff] size 0x00001000 gran 0x0c mem
+PCI: 00:01.1 10 <- [0x0000003000 - 0x000000301f] size 0x00000020 gran 0x05 io
+PCI: 00:01.1 20 <- [0x0000002c80 - 0x0000002cbf] size 0x00000040 gran 0x06 io
+PCI: 00:01.1 24 <- [0x0000002cc0 - 0x0000002cff] size 0x00000040 gran 0x06 io
+PCI: 00:01.1 assign_resources, bus 1 link: 0
+PCI: 00:01.1 assign_resources, bus 1 link: 0
+PCI: 00:02.0 10 <- [0x00fc300000 - 0x00fc300fff] size 0x00001000 gran 0x0c mem
+PCI: 00:02.1 10 <- [0x00fc303000 - 0x00fc3030ff] size 0x00000100 gran 0x08 mem
+PCI: 00:06.0 20 <- [0x0000003020 - 0x000000302f] size 0x00000010 gran 0x04 io
+PCI: 00:07.0 10 <- [0x0000003050 - 0x0000003057] size 0x00000008 gran 0x03 io
+PCI: 00:07.0 14 <- [0x0000003070 - 0x0000003073] size 0x00000004 gran 0x02 io
+PCI: 00:07.0 18 <- [0x0000003058 - 0x000000305f] size 0x00000008 gran 0x03 io
+PCI: 00:07.0 1c <- [0x0000003074 - 0x0000003077] size 0x00000004 gran 0x02 io
+PCI: 00:07.0 20 <- [0x0000003030 - 0x000000303f] size 0x00000010 gran 0x04 io
+PCI: 00:07.0 24 <- [0x00fc301000 - 0x00fc301fff] size 0x00001000 gran 0x0c mem
+PCI: 00:08.0 10 <- [0x0000003060 - 0x0000003067] size 0x00000008 gran 0x03 io
+PCI: 00:08.0 14 <- [0x0000003078 - 0x000000307b] size 0x00000004 gran 0x02 io
+PCI: 00:08.0 18 <- [0x0000003068 - 0x000000306f] size 0x00000008 gran 0x03 io
+PCI: 00:08.0 1c <- [0x000000307c - 0x000000307f] size 0x00000004 gran 0x02 io
+PCI: 00:08.0 20 <- [0x0000003040 - 0x000000304f] size 0x00000010 gran 0x04 io
+PCI: 00:08.0 24 <- [0x00fc302000 - 0x00fc302fff] size 0x00001000 gran 0x0c mem
+PCI: 00:09.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 01 io
+PCI: 00:09.0 24 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x14 bus 01 prefmem
+PCI: 00:09.0 20 <- [0x00fc000000 - 0x00fc0fffff] size 0x00100000 gran 0x14 bus 01 mem
+PCI: 00:09.0 assign_resources, bus 1 link: 0
+PCI: 01:04.0 10 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a prefmem
+PCI: 01:04.0 14 <- [0x00fc000000 - 0x00fc03ffff] size 0x00040000 gran 0x12 mem
+PCI: 01:04.0 18 <- [0x0000001000 - 0x000000107f] size 0x00000080 gran 0x07 io
+PCI: 00:09.0 assign_resources, bus 1 link: 0
+PCI: 00:0b.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 02 io
+PCI: 00:0b.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 02 prefmem
+PCI: 00:0b.0 20 <- [0x00fc100000 - 0x00fc1fffff] size 0x00100000 gran 0x14 bus 02 mem
+PCI: 00:0b.0 assign_resources, bus 2 link: 0
+PCI: 02:00.0 10 <- [0x00fc100000 - 0x00fc10ffff] size 0x00010000 gran 0x10 mem64
+PCI: 00:0b.0 assign_resources, bus 2 link: 0
+PCI: 00:0c.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 03 io
+PCI: 00:0c.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 03 prefmem
+PCI: 00:0c.0 20 <- [0x00fc200000 - 0x00fc2fffff] size 0x00100000 gran 0x14 bus 03 mem
+PCI: 00:0c.0 assign_resources, bus 3 link: 0
+PCI: 03:00.0 10 <- [0x00fc200000 - 0x00fc20ffff] size 0x00010000 gran 0x10 mem64
+PCI: 00:0c.0 assign_resources, bus 3 link: 0
+PCI: 00:0d.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 04 io
+PCI: 00:0d.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 04 prefmem
+PCI: 00:0d.0 20 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 04 mem
+PCI: 00:0d.0 assign_resources, bus 4 link: 0
+PCI: 00:0d.0 assign_resources, bus 4 link: 0
+PCI: 00:0e.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 05 io
+PCI: 00:0e.0 24 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 05 prefmem
+PCI: 00:0e.0 20 <- [0x00febfffff - 0x00febffffe] size 0x00000000 gran 0x14 bus 05 mem
+PCI: 00:18.0 assign_resources, bus 0 link: 1
+DOMAIN: 0000 assign_resources, bus 0 link: 0
+Root Device assign_resources, bus 0 link: 0
+Done setting resources.
+Show resources in subtree (Root Device)...After assigning values.
+ Root Device child on link 0 CPU_CLUSTER: 0
+ CPU_CLUSTER: 0 child on link 0 APIC: 00
+ APIC: 00
+ APIC: 01
+ APIC: 02
+ APIC: 03
+ APIC: 04
+ APIC: 05
+ APIC: 06
+ APIC: 07
+ DOMAIN: 0000 child on link 0 PCI: 00:18.0
+ DOMAIN: 0000 resource base 1000 size 3000 align 12 gran 0 limit ffff flags 40040100 index 10000000
+ DOMAIN: 0000 resource base f8000000 size 4400000 align 26 gran 0 limit febfffff flags 40040200 index 10000100
+ DOMAIN: 0000 resource base e0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
+ DOMAIN: 0000 resource base 0 size e0000000 align 0 gran 0 limit 0 flags e0004200 index 7
+ DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 10
+ DOMAIN: 0000 resource base c0000 size dff40000 align 0 gran 0 limit 0 flags e0004200 index 20
+ DOMAIN: 0000 resource base 100000000 size 20000000 align 0 gran 0 limit 0 flags e0004200 index 30
+ DOMAIN: 0000 resource base 120000000 size 40000000 align 0 gran 0 limit 0 flags e0004200 index 41
+ PCI: 00:18.0
+ PCI: 00:18.0 resource base 1000 size 3000 align 12 gran 12 limit ffff flags 60080100 index 110d8
+ PCI: 00:18.0 resource base f8000000 size 4000000 align 26 gran 20 limit febfffff flags 60081200 index 110b8
+ PCI: 00:18.0 resource base fc000000 size 400000 align 20 gran 20 limit febfffff flags 60080200 index 110b0
+ PCI: 00:00.0
+ PCI: 00:01.0 child on link 0 PNP: 002e.0
+ PCI: 00:01.0 resource base 2c00 size 80 align 7 gran 7 limit ffff flags 60000100 index 10
+ PCI: 00:01.0 resource base fec00000 size 1000 align 12 gran 12 limit ffffffff flags e0000200 index 14
+ PCI: 00:01.0 resource base fed00000 size 1000 align 12 gran 12 limit ffffffff flags e0000200 index 44
+ PCI: 00:01.0 resource base 2000 size 100 align 8 gran 8 limit ffff flags 60000100 index 60
+ PCI: 00:01.0 resource base 2400 size 100 align 8 gran 8 limit ffff flags 60000100 index 64
+ PCI: 00:01.0 resource base 2800 size 100 align 8 gran 8 limit ffff flags 60000100 index 68
+ PCI: 00:01.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
+ PCI: 00:01.0 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
+ PNP: 002e.0
+ PNP: 002e.0 resource base 3f0 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
+ PNP: 002e.0 resource base 6 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+ PNP: 002e.0 resource base 2 size 1 align 0 gran 0 limit 0 flags e0000800 index 74
+ PNP: 002e.1
+ PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit 7ff flags 100 index 60
+ PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+ PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
+ PNP: 002e.2
+ PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
+ PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+ PNP: 002e.3
+ PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit 7ff flags e0000100 index 60
+ PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+ PNP: 002e.3 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000500 index f1
+ PNP: 002e.5
+ PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 60
+ PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 62
+ PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+ PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
+ PNP: 002e.5 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+ PNP: 002e.7
+ PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit ffffffff flags 100 index 60
+ PNP: 002e.7 resource base 0 size 2 align 1 gran 1 limit 7ff flags 100 index 62
+ PNP: 002e.7 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+ PNP: 002e.8
+ PNP: 002e.9
+ PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 30
+ PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f0
+ PNP: 002e.9 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index f1
+ PNP: 002e.a
+ PNP: 002e.a resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
+ PNP: 002e.b
+ PNP: 002e.b resource base 290 size 8 align 3 gran 3 limit fff flags e0000100 index 60
+ PNP: 002e.b resource base 5 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
+ PCI: 00:01.1 child on link 0 I2C: 01:50
+ PCI: 00:01.1 resource base 3000 size 20 align 5 gran 5 limit ffff flags 60000100 index 10
+ PCI: 00:01.1 resource base 2c80 size 40 align 6 gran 6 limit ffff flags 60000100 index 20
+ PCI: 00:01.1 resource base 2cc0 size 40 align 6 gran 6 limit ffff flags 60000100 index 24
+ I2C: 01:50
+ I2C: 01:51
+ I2C: 01:52
+ I2C: 01:53
+ I2C: 01:54
+ I2C: 01:55
+ I2C: 01:56
+ I2C: 01:57
+ I2C: 01:2f
+ PCI: 00:02.0
+ PCI: 00:02.0 resource base fc300000 size 1000 align 12 gran 12 limit febfffff flags 60000200 index 10
+ PCI: 00:02.1
+ PCI: 00:02.1 resource base fc303000 size 100 align 8 gran 8 limit febfffff flags 60000200 index 10
+ PCI: 00:04.0
+ PCI: 00:04.1
+ PCI: 00:06.0
+ PCI: 00:06.0 resource base 3020 size 10 align 4 gran 4 limit ffff flags 60000100 index 20
+ PCI: 00:07.0
+ PCI: 00:07.0 resource base 3050 size 8 align 3 gran 3 limit ffff flags 60000100 index 10
+ PCI: 00:07.0 resource base 3070 size 4 align 2 gran 2 limit ffff flags 60000100 index 14
+ PCI: 00:07.0 resource base 3058 size 8 align 3 gran 3 limit ffff flags 60000100 index 18
+ PCI: 00:07.0 resource base 3074 size 4 align 2 gran 2 limit ffff flags 60000100 index 1c
+ PCI: 00:07.0 resource base 3030 size 10 align 4 gran 4 limit ffff flags 60000100 index 20
+ PCI: 00:07.0 resource base fc301000 size 1000 align 12 gran 12 limit febfffff flags 60000200 index 24
+ PCI: 00:08.0
+ PCI: 00:08.0 resource base 3060 size 8 align 3 gran 3 limit ffff flags 60000100 index 10
+ PCI: 00:08.0 resource base 3078 size 4 align 2 gran 2 limit ffff flags 60000100 index 14
+ PCI: 00:08.0 resource base 3068 size 8 align 3 gran 3 limit ffff flags 60000100 index 18
+ PCI: 00:08.0 resource base 307c size 4 align 2 gran 2 limit ffff flags 60000100 index 1c
+ PCI: 00:08.0 resource base 3040 size 10 align 4 gran 4 limit ffff flags 60000100 index 20
+ PCI: 00:08.0 resource base fc302000 size 1000 align 12 gran 12 limit febfffff flags 60000200 index 24
+ PCI: 00:09.0 child on link 0 PCI: 01:04.0
+ PCI: 00:09.0 resource base 1000 size 1000 align 12 gran 12 limit ffff flags 60080102 index 1c
+ PCI: 00:09.0 resource base f8000000 size 4000000 align 26 gran 20 limit febfffff flags 60081202 index 24
+ PCI: 00:09.0 resource base fc000000 size 100000 align 20 gran 20 limit febfffff flags 60080202 index 20
+ PCI: 01:04.0
+ PCI: 01:04.0 resource base f8000000 size 4000000 align 26 gran 26 limit febfffff flags 60001200 index 10
+ PCI: 01:04.0 resource base fc000000 size 40000 align 18 gran 18 limit febfffff flags 60000200 index 14
+ PCI: 01:04.0 resource base 1000 size 80 align 7 gran 7 limit ffff flags 60000100 index 18
+ PCI: 01:04.0 resource base a0000 size 1fc00 align 0 gran 0 limit 0 flags f0000200 index 3
+ PCI: 00:0a.0
+ PCI: 00:0b.0 child on link 0 PCI: 02:00.0
+ PCI: 00:0b.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
+ PCI: 00:0b.0 resource base febfffff size 0 align 20 gran 20 limit febfffff flags 60081202 index 24
+ PCI: 00:0b.0 resource base fc100000 size 100000 align 20 gran 20 limit febfffff flags 60080202 index 20
+ PCI: 02:00.0
+ PCI: 02:00.0 resource base fc100000 size 10000 align 16 gran 16 limit febfffff flags 60000201 index 10
+ PCI: 00:0c.0 child on link 0 PCI: 03:00.0
+ PCI: 00:0c.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
+ PCI: 00:0c.0 resource base febfffff size 0 align 20 gran 20 limit febfffff flags 60081202 index 24
+ PCI: 00:0c.0 resource base fc200000 size 100000 align 20 gran 20 limit febfffff flags 60080202 index 20
+ PCI: 03:00.0
+ PCI: 03:00.0 resource base fc200000 size 10000 align 16 gran 16 limit febfffff flags 60000201 index 10
+ PCI: 00:0d.0 child on link 0 PCI: 04:00.0
+ PCI: 00:0d.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
+ PCI: 00:0d.0 resource base febfffff size 0 align 20 gran 20 limit febfffff flags 60081202 index 24
+ PCI: 00:0d.0 resource base febfffff size 0 align 20 gran 20 limit febfffff flags 60080202 index 20
+ PCI: 04:00.0
+ PCI: 00:0e.0
+ PCI: 00:0e.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
+ PCI: 00:0e.0 resource base febfffff size 0 align 20 gran 20 limit febfffff flags 60081202 index 24
+ PCI: 00:0e.0 resource base febfffff size 0 align 20 gran 20 limit febfffff flags 60080202 index 20
+ PCI: 00:0f.0
+ PCI: 00:18.1
+ PCI: 00:18.2
+ PCI: 00:18.3
+ PCI: 00:18.4
+ PCI: 00:19.0
+ PCI: 00:19.1
+ PCI: 00:19.2
+ PCI: 00:19.3
+ PCI: 00:19.4
+Done allocating resources.
+BS: BS_DEV_RESOURCES times (us): entry 0 run 2657 exit 0
+POST: 0x74
+Enabling resources...
+PCI: 00:18.0 cmd <- 00
+PCI: 00:18.1 subsystem <- 1043/8162
+PCI: 00:18.1 cmd <- 00
+PCI: 00:18.2 subsystem <- 1043/8162
+PCI: 00:18.2 cmd <- 00
+PCI: 00:18.3 cmd <- 00
+PCI: 00:18.4 subsystem <- 1043/8162
+PCI: 00:18.4 cmd <- 00
+PCI: 00:19.0 cmd <- 00
+PCI: 00:19.1 subsystem <- 1043/8162
+PCI: 00:19.1 cmd <- 00
+PCI: 00:19.2 subsystem <- 1043/8162
+PCI: 00:19.2 cmd <- 00
+PCI: 00:19.3 cmd <- 00
+PCI: 00:19.4 subsystem <- 1043/8162
+PCI: 00:19.4 cmd <- 00
+PCI: 00:00.0 subsystem <- 1043/8162
+PCI: 00:00.0 cmd <- 06
+PCI: 00:01.0 subsystem <- 1043/8162
+PCI: 00:01.0 cmd <- 0f
+ck804 lpc decode:PNP: 002e.0, base=0x000003f0, end=0x000003f7
+ck804 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
+ck804 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
+ck804 lpc decode:PNP: 002e.3, base=0x00000004, end=0x00000004
+ck804 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
+ck804 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
+ck804 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000297
+PCI: 00:01.1 subsystem <- 1043/8162
+PCI: 00:01.1 cmd <- 01
+PCI: 00:02.0 subsystem <- 1043/8162
+PCI: 00:02.0 cmd <- 02
+PCI: 00:02.1 subsystem <- 1043/8162
+PCI: 00:02.1 cmd <- 02
+PCI: 00:06.0 subsystem <- 1043/8162
+PCI: 00:06.0 cmd <- 01
+PCI: 00:07.0 subsystem <- 1043/8162
+PCI: 00:07.0 cmd <- 03
+PCI: 00:08.0 subsystem <- 1043/8162
+PCI: 00:08.0 cmd <- 03
+PCI: 00:09.0 bridge ctrl <- 000b
+PCI: 00:09.0 cmd <- 07
+PCI: 00:0b.0 bridge ctrl <- 0003
+PCI: 00:0b.0 cmd <- 06
+PCI: 00:0c.0 bridge ctrl <- 0003
+PCI: 00:0c.0 cmd <- 06
+PCI: 00:0d.0 bridge ctrl <- 0003
+PCI: 00:0d.0 cmd <- 00
+PCI: 00:0e.0 bridge ctrl <- 0003
+PCI: 00:0e.0 cmd <- 00
+PCI: 01:04.0 cmd <- 03
+PCI: 02:00.0 subsystem <- 1043/8162
+PCI: 02:00.0 cmd <- 02
+PCI: 03:00.0 subsystem <- 1043/8162
+PCI: 03:00.0 cmd <- 02
+done.
+BS: BS_DEV_ENABLE times (us): entry 0 run 195 exit 0
+POST: 0x75
+Initializing devices...
+Root Device init
+Root Device init 0 usecs
+POST: 0x75
+CPU_CLUSTER: 0 init
+start_eip=0x00001000, code_size=0x00000031
+CPU1: stack_base 0012d000, stack_end 0012dff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 1.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++Sending STARTUP #2 to 1.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+CPU2: stack_base 0012c000, stack_end 0012cff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 2.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++Sending STARTUP #2 to 2.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+CPU3: stack_base 0012b000, stack_end 0012bff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 3.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Sending STARTUP #2 to 3.
+After apic_write.
+Setting up local apic... apic_id: 0x01 done.
+POST: 0x9b
+Startup point 1.
+Waiting for send to finish...
++CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+siblings = 03, CPU #1 initialized
+After Startup.
+CPU4: stack_base 0012a000, stack_end 0012aff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 4.
+After apic_write.
+
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Startup point 1.
+Waiting for send to finish...
++Setting up local apic... apic_id: 0x02 done.
+POST: 0x9b
+Sending STARTUP #2 to 4.
+After apic_write.
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+Startup point 1.
+Waiting for send to finish...
++siblings = 03, CPU #2 initialized
+After Startup.
+CPU5: stack_base 00129000, stack_end 00129ff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 5.
+After apic_write.
+
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Startup point 1.
+Waiting for send to finish...
++Setting up local apic...Sending STARTUP #2 to 5.
+After apic_write.
+ apic_id: 0x03 done.
+POST: 0x9b
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+Startup point 1.
+Waiting for send to finish...
++siblings = 03, CPU #3 initialized
+After Startup.
+CPU6: stack_base 00128000, stack_end 00128ff8
+Asserting INIT.
+Waiting for send to finish...
++Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 6.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Sending STARTUP #2 to 6.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+Setting up local apic...CPU7: stack_base 00127000, stack_end 00127ff8
+ apic_id: 0x04 done.
+POST: 0x9b
+Asserting INIT.
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+Waiting for send to finish...
++siblings = 03, CPU #4 initialized
+Deasserting INIT.
+Waiting for send to finish...
++#startup loops: 2.
+Sending STARTUP #1 to 7.
+After apic_write.
+Startup point 1.
+Waiting for send to finish...
++Sending STARTUP #2 to 7.
+After apic_write.
+
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Startup point 1.
+Waiting for send to finish...
++After Startup.
+Setting up local apic...Initializing CPU #0
+ apic_id: 0x05 done.
+POST: 0x9b
+CPU: vendor AMD device 100f21
+CPU: family 10, model 02, stepping 01
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+nodeid = 00, coreid = 00
+POST: 0x60
+Enabling cache
+siblings = 03, CPU ID 0x80000001: 100f21
+CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
+CPU #5 initialized
+MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x259 0x0000000000000000
+MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
+
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Setting up local apic...
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+ apic_id: 0x06 done.
+POST: 0x9b
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+siblings = 03, CPU #6 initialized
+Setting up local apic... apic_id: 0x00 done.
+POST: 0x9b
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+siblings = 03, CPU #0 initialized
+Waiting for 1 CPUS to stop
+
+MTRR check
+Fixed MTRRs : Enabled
+Variable MTRRs: Enabled
+
+POST: 0x93
+Setting up local apic... apic_id: 0x07 done.
+POST: 0x9b
+CPU model: Quad-Core AMD Opteron(tm) Processor 8347
+siblings = 03, CPU #7 initialized
+All AP CPUs stopped (169 loops)
+CPU1: stack: 0012d000 - 0012e000, lowest used address 0012dc9c, stack used: 868 bytes
+CPU2: stack: 0012c000 - 0012d000, lowest used address 0012cd20, stack used: 736 bytes
+CPU3: stack: 0012b000 - 0012c000, lowest used address 0012bd20, stack used: 736 bytes
+CPU4: stack: 0012a000 - 0012b000, lowest used address 0012ad20, stack used: 736 bytes
+CPU5: stack: 00129000 - 0012a000, lowest used address 00129d20, stack used: 736 bytes
+CPU6: stack: 00128000 - 00129000, lowest used address 00128d20, stack used: 736 bytes
+CPU7: stack: 00127000 - 00128000, lowest used address 00127d20, stack used: 736 bytes
+CPU_CLUSTER: 0 init 48642 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+PCI: 00:18.0 init
+PCI: 00:18.0 init 1 usecs
+POST: 0x75
+PCI: 00:18.1 init
+PCI: 00:18.1 init 1 usecs
+POST: 0x75
+PCI: 00:18.2 init
+PCI: 00:18.2 init 0 usecs
+POST: 0x75
+PCI: 00:18.3 init
+NB: Function 3 Misc Control.. done.
+PCI: 00:18.3 init 2 usecs
+POST: 0x75
+PCI: 00:18.4 init
+PCI: 00:18.4 init 1 usecs
+POST: 0x75
+PCI: 00:19.0 init
+PCI: 00:19.0 init 0 usecs
+POST: 0x75
+PCI: 00:19.1 init
+PCI: 00:19.1 init 0 usecs
+POST: 0x75
+PCI: 00:19.2 init
+PCI: 00:19.2 init 0 usecs
+POST: 0x75
+PCI: 00:19.3 init
+NB: Function 3 Misc Control.. done.
+PCI: 00:19.3 init 1 usecs
+POST: 0x75
+PCI: 00:19.4 init
+PCI: 00:19.4 init 0 usecs
+POST: 0x75
+PCI: 00:00.0 init
+PCI: 00:00.0 init 1 usecs
+POST: 0x75
+PCI: 00:01.0 init
+IOAPIC: Initializing IOAPIC at 0xfec00000
+IOAPIC: Bootstrap Processor Local APIC = 0x00
+IOAPIC: Dumping registers
+ reg 0x0000: 0x00000000
+ reg 0x0001: 0x00170011
+ reg 0x0002: 0x00000000
+IOAPIC: 24 interrupts
+IOAPIC: Enabling interrupts on FSB
+IOAPIC: reg 0x00000000 value 0x00000000 0x00000700
+IOAPIC: reg 0x00000001 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000002 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000003 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000004 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000005 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000006 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000007 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000008 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000009 value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000a value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000b value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000c value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000d value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000e value 0x00000000 0x00010000
+IOAPIC: reg 0x0000000f value 0x00000000 0x00010000
+IOAPIC: reg 0x00000010 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000011 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000012 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000013 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000014 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000015 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000016 value 0x00000000 0x00010000
+IOAPIC: reg 0x00000017 value 0x00000000 0x00010000
+lpc_init: pm_base = 2000
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+set power on after power fail
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+RTC Init
+PCI: 00:01.0 init 1754 usecs
+POST: 0x75
+POST: 0x75
+PCI: 00:02.0 init
+PCI: 00:02.0 init 1 usecs
+POST: 0x75
+PCI: 00:02.1 init
+PCI: 00:02.1 init 1 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+PCI: 00:06.0 init
+IDE1 IDE0
+PCI: 00:06.0 init 2 usecs
+POST: 0x75
+PCI: 00:07.0 init
+SATA S SATA P
+PCI: 00:07.0 init 2 usecs
+POST: 0x75
+PCI: 00:08.0 init
+SATA S SATA P
+PCI: 00:08.0 init 1 usecs
+POST: 0x75
+PCI: 00:09.0 init
+PCI DOMAIN mem base = 0x00f8000000
+[0x50] <-- 0xf8000000
+PCI: 00:09.0 init 4 usecs
+POST: 0x75
+POST: 0x75
+PCI: 00:0b.0 init
+PCI: 00:0b.0 init 1 usecs
+POST: 0x75
+PCI: 00:0c.0 init
+PCI: 00:0c.0 init 1 usecs
+POST: 0x75
+PCI: 00:0d.0 init
+PCI: 00:0d.0 init 1 usecs
+POST: 0x75
+PCI: 00:0e.0 init
+PCI: 00:0e.0 init 1 usecs
+POST: 0x75
+POST: 0x75
+PNP: 002e.0 init
+PNP: 002e.0 init 1 usecs
+POST: 0x75
+POST: 0x75
+PNP: 002e.2 init
+PNP: 002e.2 init 0 usecs
+POST: 0x75
+PNP: 002e.3 init
+PNP: 002e.3 init 0 usecs
+POST: 0x75
+PNP: 002e.5 init
+Keyboard init...
+PNP: 002e.5 init 346513 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+PNP: 002e.9 init
+PNP: 002e.9 init 0 usecs
+POST: 0x75
+POST: 0x75
+PNP: 002e.b init
+PNP: 002e.b init 0 usecs
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+smbus: PCI: 00:01.1[0]->I2C: 01:2f init
+ID: 5ca3
+I2C: 01:2f init 96294 usecs
+POST: 0x75
+PCI: 01:04.0 init
+XGI Z9s: initializing video device
+XGI VGA: Relocate IO address: 1000 [00001030]
+XGI VGA: chipid = 31
+XGI VGA: Framebuffer at 0xf8000000, mapped to 0xf8000000, size 16384k
+XGI VGA: MMIO at 0xfc000000, mapped to 0xfc000000, size 256k
+XGI VGA: No or unknown bridge type detected
+XGI VGA: Default mode is 800x600x8 (60Hz)
+XGI VGA text mode initialized
+PCI: 01:04.0 init 15654 usecs
+POST: 0x75
+PCI: 02:00.0 init
+PCI: 02:00.0 init 0 usecs
+POST: 0x75
+PCI: 03:00.0 init
+PCI: 03:00.0 init 0 usecs
+POST: 0x75
+Devices initialized
+Show all devs... After init.
+Root Device: enabled 1
+CPU_CLUSTER: 0: enabled 1
+APIC: 00: enabled 1
+DOMAIN: 0000: enabled 1
+PCI: 00:18.0: enabled 1
+PCI: 00:00.0: enabled 1
+PCI: 00:01.0: enabled 1
+PNP: 002e.0: enabled 1
+PNP: 002e.1: enabled 0
+PNP: 002e.2: enabled 1
+PNP: 002e.3: enabled 1
+PNP: 002e.5: enabled 1
+PNP: 002e.7: enabled 0
+PNP: 002e.8: enabled 0
+PNP: 002e.9: enabled 1
+PNP: 002e.a: enabled 0
+PNP: 002e.b: enabled 1
+PCI: 00:01.1: enabled 1
+I2C: 01:50: enabled 1
+I2C: 01:51: enabled 1
+I2C: 01:52: enabled 1
+I2C: 01:53: enabled 1
+I2C: 01:54: enabled 1
+I2C: 01:55: enabled 1
+I2C: 01:56: enabled 1
+I2C: 01:57: enabled 1
+I2C: 01:2f: enabled 1
+PCI: 00:02.0: enabled 1
+PCI: 00:02.1: enabled 1
+PCI: 00:04.0: enabled 0
+PCI: 00:04.1: enabled 0
+PCI: 00:06.0: enabled 1
+PCI: 00:07.0: enabled 1
+PCI: 00:08.0: enabled 1
+PCI: 00:09.0: enabled 1
+PCI: 01:04.0: enabled 1
+PCI: 00:0a.0: enabled 0
+PCI: 00:0b.0: enabled 1
+PCI: 02:00.0: enabled 1
+PCI: 00:0c.0: enabled 1
+PCI: 03:00.0: enabled 1
+PCI: 00:0d.0: enabled 1
+PCI: 04:00.0: enabled 0
+PCI: 00:0e.0: enabled 1
+PCI: 00:0f.0: enabled 0
+PCI: 00:18.1: enabled 1
+PCI: 00:18.2: enabled 1
+PCI: 00:18.3: enabled 1
+PCI: 00:18.4: enabled 1
+PCI: 00:19.0: enabled 1
+PCI: 00:19.1: enabled 1
+PCI: 00:19.2: enabled 1
+PCI: 00:19.3: enabled 1
+PCI: 00:19.4: enabled 1
+APIC: 01: enabled 1
+APIC: 02: enabled 1
+APIC: 03: enabled 1
+APIC: 04: enabled 1
+APIC: 05: enabled 1
+APIC: 06: enabled 1
+APIC: 07: enabled 1
+BS: BS_DEV_INIT times (us): entry 0 run 509075 exit 0
+POST: 0x76
+Finalize devices...
+Devices finalized
+BS: BS_POST_DEVICE times (us): entry 0 run 4 exit 0
+POST: 0x77
+BS: BS_OS_RESUME_CHECK times (us): entry 0 run 0 exit 0
+POST: 0x79
+POST: 0x9b
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+CONFIG_LOGICAL_CPUS==1: apicid_base: 00000001
+Wrote the mp table end at: 000f0010 - 000f01cc
+Wrote the mp table end at: dffd8010 - dffd81cc
+MP table: 460 bytes.
+POST: 0x9c
+ACPI: Writing ACPI tables at dffb4000.
+ACPI: * FACS
+ACPI: * DSDT
+ACPI: * FADT
+pm_base: 0x2000
+ACPI: added table 1/32, length now 40
+ACPI: * SSDT
+processor_brand=Quad-Core AMD Opteron(tm) Processor 8347
+Pstates algorithm ...
+Pstate_freq[0] = 1900MHz Pstate_power[0] = 23040mw
+Pstate_latency[0] = 5us
+Pstate_freq[1] = 1700MHz Pstate_power[1] = 21385mw
+Pstate_latency[1] = 5us
+Pstate_freq[2] = 1400MHz Pstate_power[2] = 18787mw
+Pstate_latency[2] = 5us
+Pstate_freq[3] = 1200MHz Pstate_power[3] = 16770mw
+Pstate_latency[3] = 5us
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+PSS: 1900MHz power 23040 control 0x0 status 0x0
+PSS: 1700MHz power 21385 control 0x1 status 0x1
+PSS: 1400MHz power 18787 control 0x2 status 0x2
+PSS: 1200MHz power 16770 control 0x3 status 0x3
+ACPI: added table 2/32, length now 44
+ACPI: * MCFG
+ACPI: * MADT
+ACPI: added table 3/32, length now 48
+current = dffb77d0
+ACPI: * SRAT at dffb77d0
+SRAT: lapic cpu_index=00, node_id=00, apic_id=00
+SRAT: lapic cpu_index=01, node_id=00, apic_id=01
+SRAT: lapic cpu_index=02, node_id=00, apic_id=02
+SRAT: lapic cpu_index=03, node_id=00, apic_id=03
+SRAT: lapic cpu_index=04, node_id=01, apic_id=04
+SRAT: lapic cpu_index=05, node_id=01, apic_id=05
+SRAT: lapic cpu_index=06, node_id=01, apic_id=06
+SRAT: lapic cpu_index=07, node_id=01, apic_id=07
+set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00380000
+set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
+set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=0037fd00
+set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=00080000
+set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=00480000, sizek=00100000
+ACPI: added table 4/32, length now 52
+ACPI: * SLIT at dffb7948
+ACPI: added table 5/32, length now 56
+ACPI: * HPET
+ACPI: added table 6/32, length now 60
+ACPI: * SRAT at dffb79c0
+SRAT: lapic cpu_index=00, node_id=00, apic_id=00
+SRAT: lapic cpu_index=01, node_id=00, apic_id=01
+SRAT: lapic cpu_index=02, node_id=00, apic_id=02
+SRAT: lapic cpu_index=03, node_id=00, apic_id=03
+SRAT: lapic cpu_index=04, node_id=01, apic_id=04
+SRAT: lapic cpu_index=05, node_id=01, apic_id=05
+SRAT: lapic cpu_index=06, node_id=01, apic_id=06
+SRAT: lapic cpu_index=07, node_id=01, apic_id=07
+set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00380000
+set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
+set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=0037fd00
+set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=00080000
+set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=00480000, sizek=00100000
+ACPI: added table 7/32, length now 64
+ACPI: * SLIT at dffb7b38
+ACPI: added table 8/32, length now 68
+ACPI: done.
+ACPI tables: 15216 bytes.
+smbios_write_tables: dffb3000
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+Root Device (ASUS KFSN4-DRE)
+CPU_CLUSTER: 0 (AMD FAM10 Root Complex)
+APIC: 00 (socket F_1207)
+DOMAIN: 0000 (AMD FAM10 Root Complex)
+PCI: 00:18.0 (AMD FAM10 Northbridge)
+PCI: 00:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:01.0 (NVIDIA CK804 Southbridge)
+PNP: 002e.0 (Winbond W83627THG Super I/O)
+PNP: 002e.1 (Winbond W83627THG Super I/O)
+PNP: 002e.2 (Winbond W83627THG Super I/O)
+PNP: 002e.3 (Winbond W83627THG Super I/O)
+PNP: 002e.5 (Winbond W83627THG Super I/O)
+PNP: 002e.7 (Winbond W83627THG Super I/O)
+PNP: 002e.8 (Winbond W83627THG Super I/O)
+PNP: 002e.9 (Winbond W83627THG Super I/O)
+PNP: 002e.a (Winbond W83627THG Super I/O)
+PNP: 002e.b (Winbond W83627THG Super I/O)
+PCI: 00:01.1 (NVIDIA CK804 Southbridge)
+I2C: 01:50 (unknown)
+I2C: 01:51 (unknown)
+I2C: 01:52 (unknown)
+I2C: 01:53 (unknown)
+I2C: 01:54 (unknown)
+I2C: 01:55 (unknown)
+I2C: 01:56 (unknown)
+I2C: 01:57 (unknown)
+I2C: 01:2f (Nuvoton W83793 Hardware Monitor)
+PCI: 00:02.0 (NVIDIA CK804 Southbridge)
+PCI: 00:02.1 (NVIDIA CK804 Southbridge)
+PCI: 00:04.0 (NVIDIA CK804 Southbridge)
+PCI: 00:04.1 (NVIDIA CK804 Southbridge)
+PCI: 00:06.0 (NVIDIA CK804 Southbridge)
+PCI: 00:07.0 (NVIDIA CK804 Southbridge)
+PCI: 00:08.0 (NVIDIA CK804 Southbridge)
+PCI: 00:09.0 (NVIDIA CK804 Southbridge)
+PCI: 01:04.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0a.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0b.0 (NVIDIA CK804 Southbridge)
+PCI: 02:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0c.0 (NVIDIA CK804 Southbridge)
+PCI: 03:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0d.0 (NVIDIA CK804 Southbridge)
+PCI: 04:00.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0e.0 (NVIDIA CK804 Southbridge)
+PCI: 00:0f.0 (NVIDIA CK804 Southbridge)
+PCI: 00:18.1 (AMD FAM10 Northbridge)
+PCI: 00:18.2 (AMD FAM10 Northbridge)
+PCI: 00:18.3 (AMD FAM10 Northbridge)
+PCI: 00:18.4 (AMD FAM10 Northbridge)
+PCI: 00:19.0 (AMD FAM10 Northbridge)
+PCI: 00:19.1 (AMD FAM10 Northbridge)
+PCI: 00:19.2 (AMD FAM10 Northbridge)
+PCI: 00:19.3 (AMD FAM10 Northbridge)
+PCI: 00:19.4 (AMD FAM10 Northbridge)
+APIC: 01 (unknown)
+APIC: 02 (unknown)
+APIC: 03 (unknown)
+APIC: 04 (unknown)
+APIC: 05 (unknown)
+APIC: 06 (unknown)
+APIC: 07 (unknown)
+SMBIOS tables: 339 bytes.
+POST: 0x9e
+POST: 0x9d
+Writing table forward entry at 0x00000500
+Wrote coreboot table at: 00000500, 0x10 bytes, checksum 6fe3
+Table forward entry ends at 0x00000528.
+... aligned to 0x00001000
+Writing coreboot table at 0xdffab000
+rom_table_end = 0xdffab000
+... aligned to 0xdffb0000
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'cmos_layout.bin' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: Found file (offset=0x28, len=2704).
+ 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
+ 1. 0000000000001000-000000000009ffff: RAM
+ 2. 00000000000a0000-00000000000bffff: RESERVED
+ 3. 00000000000c0000-00000000dffaafff: RAM
+ 4. 00000000dffab000-00000000dfffffff: CONFIGURATION TABLES
+ 5. 00000000e0000000-00000000efffffff: RESERVED
+ 6. 0000000100000000-000000015fffffff: RAM
+Wrote coreboot table at: dffab000, 0xbd4 bytes, checksum f243
+coreboot table: 3052 bytes.
+CBMEM ROOT 0. dffff000 00001000
+CAR GLOBALS 1. dfffc000 00003000
+CONSOLE 2. dffdc000 00020000
+TIME STAMP 3. dffdb000 00001000
+ROMSTAGE 4. dffda000 00001000
+GDT 5. dffd9000 00001000
+SMP TABLE 6. dffd8000 00001000
+ACPI 7. dffb4000 00024000
+SMBIOS 8. dffb3000 00001000
+COREBOOT 9. dffab000 00008000
+BS: BS_WRITE_TABLES times (us): entry 0 run 3391 exit 0
+POST: 0x7a
+CBFS: CBFS_HEADER_ROM_ADDRESS: 0xfffff5f8/0x100000
+CBFS: CBFS location: 0x0~0xff600, align: 64
+CBFS: Looking for 'normal/payload' starting from 0x0.
+CBFS: - load entry 0x0 file name (16 bytes)...
+CBFS: (unmatched file @0x0: cmos_layout.bin)
+CBFS: - load entry 0xac0 file name (16 bytes)...
+CBFS: (unmatched file @0xac0: cmos.default)
+CBFS: - load entry 0xc00 file name (72 bytes)...
+CBFS: (unmatched file @0xc00: cpu_microcode_blob.bin)
+CBFS: - load entry 0x4480 file name (32 bytes)...
+CBFS: (unmatched file @0x4480: fallback/romstage)
+CBFS: - load entry 0x1c5c0 file name (32 bytes)...
+CBFS: (unmatched file @0x1c5c0: fallback/ramstage)
+CBFS: - load entry 0x42280 file name (32 bytes)...
+CBFS: (unmatched file @0x42280: fallback/payload)
+CBFS: - load entry 0x4fc40 file name (32 bytes)...
+CBFS: (unmatched file @0x4fc40: vgaroms/seavgabios.bin)
+CBFS: - load entry 0x56c80 file name (16 bytes)...
+CBFS: (unmatched file @0x56c80: config)
+CBFS: - load entry 0x58000 file name (16 bytes)...
+CBFS: (unmatched file @0x58000: revision)
+CBFS: - load entry 0x58280 file name (16 bytes)...
+CBFS: (unmatched file @0x58280: )
+CBFS: - load entry 0x58500 file name (32 bytes)...
+CBFS: (unmatched file @0x58500: pci14e4,1659.rom)
+CBFS: - load entry 0x69340 file name (16 bytes)...
+CBFS: (unmatched file @0x69340: bootsplash.jpg)
+CBFS: - load entry 0x70480 file name (32 bytes)...
+CBFS: (unmatched file @0x70480: etc/pci-optionrom-exec)
+CBFS: - load entry 0x704c0 file name (16 bytes)...
+CBFS: (unmatched file @0x704c0: normal/ramstage)
+CBFS: - load entry 0x7f080 file name (16 bytes)...
+CBFS: (unmatched file @0x7f080: )
+CBFS: - load entry 0x7ff80 file name (76 bytes)...
+CBFS: (unmatched file @0x7ff80: normal/romstage)
+CBFS: - load entry 0x92e00 file name (16 bytes)...
+CBFS: Found file (offset=0x92e28, len=55182).
+CBFS: located payload @ fff92e28, 55182 bytes.
+Loading segment from rom address 0xfff92e28
+ code (compression=1)
+ New segment dstaddr 0xe6a0c memsize 0x195f4 srcaddr 0xfff92e60 filesize 0xd756
+Loading segment from rom address 0xfff92e44
+ Entry Point 0x000fd55a
+Bounce Buffer at dfdc3000, 1997400 bytes
+Loading Segment: addr: 0x00000000000e6a0c memsz: 0x00000000000195f4 filesz: 0x000000000000d756
+lb: [0x0000000000100000, 0x00000000001f3d2c)
+Post relocation: addr: 0x00000000000e6a0c memsz: 0x00000000000195f4 filesz: 0x000000000000d756
+using LZMA
+[ 0x000e6a0c, 00100000, 0x00100000) <- fff92e60
+dest 000e6a0c, end 00100000, bouncebuffer dfdc3000
+Loaded segments
+BS: BS_PAYLOAD_LOAD times (us): entry 0 run 58662 exit 0
+POST: 0x7b
+Jumping to boot code at 000fd55a
+POST: 0xf8
+CPU0: stack: 0012e000 - 0012f000, lowest used address 0012ea3c, stack used: 1476 bytes
+entry = 0x000fd55a
+lb_start = 0x00100000
+lb_size = 0x000f3d2c
+buffer = 0xdfdc3000
+SeaBIOS (version rel-1.8.0-10-g5ae3dd6-20150326_011546-cb-test-tgt)
+Found coreboot cbmem console @ dffdc000
+Found mainboard ASUS KFSN4-DRE
+Relocating init from 0x000e7c30 to 0xdff60c60 (size 41696)
+Found CBFS header at 0xfffff5f8
+CPU Mhz=1911
+Found 26 PCI devices (max PCI bus is 05)
+Copying SMBIOS entry point from 0xdffb3000 to 0x000f1ef0
+Copying ACPI RSDP from 0xdffb4000 to 0x000f1ec0
+Copying MPTABLE from 0xdffd8000/dffd8010 to 0x000f1cf0
+Using pmtimer, ioport 0x2008
+Scan for VGA option rom
+Running option rom at c000:0003
+pmm call arg1=0
+Turning on vga text mode console
+SeaBIOS (version rel-1.8.0-10-g5ae3dd6-20150326_011546-cb-test-tgt)
+EHCI init on dev 00:02.1 (regs=0xfc303020)
+OHCI init on dev 00:02.0 (regs=0xfc300000)
+Found 0 lpt ports
+Found 2 serial ports
+ATA controller 1 at 1f0/3f4/0 (irq 14 dev 30)
+ATA controller 2 at 170/374/0 (irq 15 dev 30)
+ATA controller 3 at 3050/3070/0 (irq 0 dev 38)
+ATA controller 4 at 3058/3074/0 (irq 0 dev 38)
+ATA controller 5 at 3060/3078/0 (irq 0 dev 40)
+ATA controller 6 at 3068/307c/0 (irq 0 dev 40)
+PS2 keyboard initialized
+All threads complete.
+Scan for option roms
+Running option rom at c700:0003
+pmm call arg1=1
+pmm call arg1=0
+pmm call arg1=1
+pmm call arg1=0
+Running option rom at c800:0003
+pmm call arg1=1
+pmm call arg1=1
+Searching bootorder for: /pci@i0cf8/pci-bridge@b/*@0
+Searching bootorder for: /pci@i0cf8/pci-bridge@c/*@0
+
+Press F12 for boot menu.
+
+Unable to find vesa video mode dimensions 640/480
+failed to find a videomode with 640x480 0bpp (0=any).
+Searching bootorder for: HALT
+Space available for UMB: c9000-ed000, f0000-f1c90
+Returned 262144 bytes of ZoneHigh
+e820 map has 6 items:
+ 0: 0000000000000000 - 000000000009fc00 = 1 RAM
+ 1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
+ 2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
+ 3: 0000000000100000 - 00000000dffab000 = 1 RAM
+ 4: 00000000dffab000 - 00000000f0000000 = 2 RESERVED
+ 5: 0000000100000000 - 0000000160000000 = 1 RAM
+enter handle_19:
+ NULL
+Booting from ROM...
+Booting from c700:0373
+