asus/kgpe-d16/4.5-1661-g0c0b796/2017-04-26T14_34_05Z
diff --git a/asus/kgpe-d16/4.5-1661-g0c0b796/2017-04-26T14_34_05Z/coreboot_console.txt b/asus/kgpe-d16/4.5-1661-g0c0b796/2017-04-26T14_34_05Z/coreboot_console.txt
new file mode 100644
index 0000000..0355403
--- /dev/null
+++ b/asus/kgpe-d16/4.5-1661-g0c0b796/2017-04-26T14_34_05Z/coreboot_console.txt
@@ -0,0 +1,413 @@
+
+*** Pre-CBMEM console overflowed, log truncated ***
+emTyping: Cache32bTOP:c00000
+ CPUMemTyping: Bottom32bIO:c00000
+ CPUMemTyping: Bottom40bIO:8400000
+mctAutoInitMCT_D: UMAMemTyping_D
+mctAutoInitMCT_D: mct_ForceNBPState0_Dis_Fam15
+CBFS: 'Master Header Locator' located CBFS at [100100:1fffc0)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 20
+CBFS: Unmatched 'cbfs master header' at 0
+CBFS: Checking offset 80
+CBFS: File @ offset 80 size 2a86c
+CBFS: Unmatched 'fallback/romstage' at 80
+CBFS: Checking offset 2a980
+CBFS: File @ offset 2a980 size 250
+CBFS: Unmatched 'config' at 2a980
+CBFS: Checking offset 2ac40
+CBFS: File @ offset 2ac40 size 24e
+CBFS: Unmatched 'revision' at 2ac40
+CBFS: Checking offset 2af00
+CBFS: File @ offset 2af00 size 100
+CBFS: Unmatched 'cmos.default' at 2af00
+CBFS: Checking offset 2b040
+CBFS: File @ offset 2b040 size e88
+CBFS: Found @ offset 2b040 size e88
+set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 0 (interleaved: 0)
+set_up_cc6_storage_fam15: original (node 1) max_range_limit: 83fffffff DRAM limit: 43fffffff
+set_up_cc6_storage_fam15: new max_range_limit: 83effffff
+set_up_cc6_storage_fam15: Target node: 1
+set_up_cc6_storage_fam15: Done
+set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 1 (interleaved: 0)
+set_up_cc6_storage_fam15: original (node 1) max_range_limit: 83fffffff DRAM limit: 83fffffff
+set_up_cc6_storage_fam15: new max_range_limit: 83effffff
+set_up_cc6_storage_fam15: Target node: 1
+set_up_cc6_storage_fam15: Done
+CBFS: 'Master Header Locator' located CBFS at [100100:1fffc0)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 20
+CBFS: Unmatched 'cbfs master header' at 0
+CBFS: Checking offset 80
+CBFS: File @ offset 80 size 2a86c
+CBFS: Unmatched 'fallback/romstage' at 80
+CBFS: Checking offset 2a980
+CBFS: File @ offset 2a980 size 250
+CBFS: Unmatched 'config' at 2a980
+CBFS: Checking offset 2ac40
+CBFS: File @ offset 2ac40 size 24e
+CBFS: Unmatched 'revision' at 2ac40
+CBFS: Checking offset 2af00
+CBFS: File @ offset 2af00 size 100
+CBFS: Unmatched 'cmos.default' at 2af00
+CBFS: Checking offset 2b040
+CBFS: File @ offset 2b040 size e88
+CBFS: Found @ offset 2b040 size e88
+CBFS: 'Master Header Locator' located CBFS at [100100:1fffc0)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 20
+CBFS: Unmatched 'cbfs master header' at 0
+CBFS: Checking offset 80
+CBFS: File @ offset 80 size 2a86c
+CBFS: Unmatched 'fallback/romstage' at 80
+CBFS: Checking offset 2a980
+CBFS: File @ offset 2a980 size 250
+CBFS: Unmatched 'config' at 2a980
+CBFS: Checking offset 2ac40
+CBFS: File @ offset 2ac40 size 24e
+CBFS: Unmatched 'revision' at 2ac40
+CBFS: Checking offset 2af00
+CBFS: File @ offset 2af00 size 100
+CBFS: Unmatched 'cmos.default' at 2af00
+CBFS: Checking offset 2b040
+CBFS: File @ offset 2b040 size e88
+CBFS: Found @ offset 2b040 size e88
+mctAutoInitMCT_D Done: Global Status: 12
+raminit_amdmct end:
+CBMEM:
+IMD: root @ b7fff000 254 entries.
+IMD: root @ b7ffec00 62 entries.
+POST: 0x41
+amdmct_cbmem_store_info: Storing AMDMCT configuration in CBMEM
+CBFS: 'Master Header Locator' located CBFS at [100100:1fffc0)
+CBFS: Locating 'cmos_layout.bin'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 20
+CBFS: Unmatched 'cbfs master header' at 0
+CBFS: Checking offset 80
+CBFS: File @ offset 80 size 2a86c
+CBFS: Unmatched 'fallback/romstage' at 80
+CBFS: Checking offset 2a980
+CBFS: File @ offset 2a980 size 250
+CBFS: Unmatched 'config' at 2a980
+CBFS: Checking offset 2ac40
+CBFS: File @ offset 2ac40 size 24e
+CBFS: Unmatched 'revision' at 2ac40
+CBFS: Checking offset 2af00
+CBFS: File @ offset 2af00 size 100
+CBFS: Unmatched 'cmos.default' at 2af00
+CBFS: Checking offset 2b040
+CBFS: File @ offset 2b040 size e88
+CBFS: Found @ offset 2b040 size e88
+disable_spd()
+prepare_romstage_ramstack: Prepare CAR migration and stack regions...memset_: Fill [003f5400-003fffff] ...prepare_romstage_ramstack: Done
+post_cache_as_ram: Copying data from cache to RAM...memcpy_: Copy [000c2c00-000cd2bf] to [003f5940 - 003fffff] ...post_cache_as_ram: Done
+post_cache_as_ram: Verifying data integrity in RAM...memcmp_: Compare [000c2c00-000cd2bf] with [003f5940 - 003fffff] ...post_cache_as_ram: Done
+post_cache_as_ram: Switching to use RAM as stack...cache_as_ram_new_stack: Disabling cache as RAM now
+prepare_ramstage_region: Prepare ramstage memory region...prepare_ramstage_region: Done
+CBFS: 'Master Header Locator' located CBFS at [100100:1fffc0)
+CBFS: Locating 'fallback/ramstage'
+CBFS: Checking offset 0
+CBFS: File @ offset 0 size 20
+CBFS: Unmatched 'cbfs master header' at 0
+CBFS: Checking offset 80
+CBFS: File @ offset 80 size 2a86c
+CBFS: Unmatched 'fallback/romstage' at 80
+CBFS: Checking offset 2a980
+CBFS: File @ offset 2a980 size 250
+CBFS: Unmatched 'config' at 2a980
+CBFS: Checking offset 2ac40
+CBFS: File @ offset 2ac40 size 24e
+CBFS: Unmatched 'revision' at 2ac40
+CBFS: Checking offset 2af00
+CBFS: File @ offset 2af00 size 100
+CBFS: Unmatched 'cmos.default' at 2af00
+CBFS: Checking offset 2b040
+CBFS: File @ offset 2b040 size e88
+CBFS: Unmatched 'cmos_layout.bin' at 2b040
+CBFS: Checking offset 2bf00
+CBFS: File @ offset 2bf00 size 2608
+CBFS: Unmatched 'fallback/dsdt.aml' at 2bf00
+CBFS: Checking offset 2e580
+CBFS: File @ offset 2e580 size 686
+CBFS: Unmatched 'payload_config' at 2e580
+CBFS: Checking offset 2ec40
+CBFS: File @ offset 2ec40 size ef
+CBFS: Unmatched 'payload_revision' at 2ec40
+CBFS: Checking offset 2ed80
+CBFS: File @ offset 2ed80 size 1
+CBFS: Unmatched 'etc/pci-optionrom-exec' at 2ed80
+CBFS: Checking offset 2ee00
+CBFS: File @ offset 2ee00 size 1098
+CBFS: Unmatched '' at 2ee00
+CBFS: Checking offset 2fec0
+CBFS: File @ offset 2fec0 size 10000
+CBFS: Unmatched 's3nv' at 2fec0
+CBFS: Checking offset 3ff00
+CBFS: File @ offset 3ff00 size 161a2
+CBFS: Found @ offset 3ff00 size 161a2
+POST: 0x39
+POST: 0x80
+POST: 0x70
+POST: 0x71
+POST: 0x72
+POST: 0x24
+POST: 0x25
+POST: 0x24
+POST: 0x25
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x24
+POST: 0x25
+POST: 0x55
+POST: 0x55
+POST: 0x55
+POST: 0x73
+POST: 0x74
+POST: 0x75
+POST: 0x75
+POST: 0x60
+POST: 0x93
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x93
+POST: 0x9b
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x93
+POST: 0x9b
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x93
+POST: 0x60
+POST: 0x9b
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x93
+POST: 0x93
+POST: 0x9b
+POST: 0x93
+POST: 0x9b
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x93
+POST: 0x9b
+POST: 0x9b
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x93
+POST: 0x9b
+POST: 0x9b
+POST: 0x60
+POST: 0x93
+POST: 0x9b
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x75
+POST: 0x76
+POST: 0x77
+POST: 0x79
+POST: 0x9b
+POST: 0x9c
+POST: 0x7a
+POST: 0x7b
+POST: 0xf8
+SeaBIOS (version rel-1.10.0-28-g19fdcca)
+BUILD: gcc: (coreboot toolchain v1.43 August 31st, 2016) 5.3.0 binutils: (GNU Binutils) 2.26.1
+Found coreboot cbmem console @ b7fd3000
+Found mainboard ASUS KGPE-D16
+Relocating init from 0x000e46a0 to 0xbffb3dc0 (size 49536)
+Found CBFS header at 0xfff00138
+multiboot: eax=0, ebx=0
+Found 38 PCI devices (max PCI bus is 08)
+Copying SMBIOS entry point from 0xb7c89000 to 0x000f0800
+Copying ACPI RSDP from 0xb7c9a000 to 0x000f07d0
+Skipping MPTABLE copy due to large size (876 bytes)
+Using pmtimer, ioport 0x820
+Scan for VGA option rom
+Running option rom at c000:0003
+pmm call arg1=0
+Turning on vga text mode console
+SeaBIOS (version rel-1.10.0-28-g19fdcca)
+EHCI init on dev 00:12.2 (regs=0xfcb0e020)
+EHCI init on dev 00:13.2 (regs=0xfcb0f020)
+OHCI init on dev 00:12.0 (regs=0xfcb08000)
+OHCI init on dev 00:12.1 (regs=0xfcb09000)
+OHCI init on dev 00:13.0 (regs=0xfcb0a000)
+OHCI init on dev 00:13.1 (regs=0xfcb0b000)
+OHCI init on dev 00:14.5 (regs=0xfcb0c000)
+ATA controller 1 at 1f0/3f4/0 (irq 14 dev a1)
+ATA controller 2 at 170/374/0 (irq 15 dev a1)
+AHCI controller at 00:11.0, iobase 0xfcb0d000, irq 0
+Found 0 lpt ports
+Found 2 serial ports
+Got ps2 nak (status=51)
+All threads complete.
+Scan for option roms
+Running option rom at c680:0003
+pmm call arg1=1
+pmm call arg1=0
+pmm call arg1=1
+pmm call arg1=0
+Running option rom at c780:0003
+pmm call arg1=1
+pmm call arg1=1
+Searching bootorder for: /pci@i0cf8/pci-bridge@9/*@0
+Searching bootorder for: /pci@i0cf8/pci-bridge@a/*@0
+
+Press ESC for boot menu.
+
+Unable to find vesa video mode dimensions 640/480
+failed to find a videomode with 640x480 0bpp (0=any).
+Searching bootorder for: HALT
+Space available for UMB: c8800-ec800, f0000-f0770
+Returned 262144 bytes of ZoneHigh
+e820 map has 13 items:
+ 0: 0000000000000000 - 000000000009fc00 = 1 RAM
+ 1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
+ 2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
+ 3: 0000000000100000 - 00000000b7c89000 = 1 RAM
+ 4: 00000000b7c89000 - 00000000b8000000 = 2 RESERVED
+ 5: 00000000b8000000 - 00000000c0000000 = 1 RAM
+ 6: 00000000c0000000 - 00000000d0000000 = 2 RESERVED
+ 7: 00000000fcb00000 - 00000000fcb04000 = 2 RESERVED
+ 8: 00000000feb00000 - 00000000feb01000 = 2 RESERVED
+ 9: 00000000fec00000 - 00000000fec01000 = 2 RESERVED
+ 10: 00000000fed00000 - 00000000fed01000 = 2 RESERVED
+ 11: 0000000100000000 - 0000000838000000 = 1 RAM
+ 12: 0000000838000000 - 0000000840000000 = 2 RESERVED
+enter handle_19:
+ NULL
+Booting from ROM...
+Booting from c680:0373
+